

Problem 1

Part (A) [10 points]



For the circuit shown below find the values of the labeled currents and voltages (I_1 , V_1 , V_2) using the constant voltage model for all diodes ($V_{D0}=0.65V$).

By inspection: D_1 & D_2 OFF
 D_3 & D_4 ON

$$I_1 = \frac{5 - 1.3 - (-5)}{3k} = 2.9 \text{ mA}$$

$$V_1 = 5 - 2.9 \text{ m}(1k) = 2.1 \text{ V}$$


$$V_2 = 2k(2.9 \text{ m}) - 5 = 0.8 \text{ V}$$




Part (B) [10 points]

Design a limiter circuit using only two diodes, two batteries and a few resistors to provide the transfer function shown below. Assume that the diodes have a 0.7V drop when they conduct.

Specify the value of each component.




One possible solution is as shown.



Problem 2 [5+5+5+5 points]

The Zener diode in the circuit shown below is specified to have $V_Z = 8\text{V}$ at $I_Z = 4\text{mA}$, $r_Z = 25\Omega$, and $I_{Z\min} = 0.5\text{mA}$. The supply voltage V_S is nominally 15V but can vary by $\pm 2\text{V}$. The load resistor R_L is in the range of $4\text{k}\Omega$ to $6\text{k}\Omega$.



- Find V_{ZO} for this Zener diode.
- Find the maximum allowed R that will maintain the circuit to operate as a regulator.
- Find the change in V_O resulting from the $\pm 2\text{V}$ change in V_S .
- Evaluate this regulator. (*Hint*: a good regulator has a load regulation less than 30mV/mA and a line regulation less than 20mV/V).

a) From the test data and using $V_Z = V_{ZO} + r_Z I_Z$

$$\begin{aligned} \Rightarrow V_{ZO} &= V_Z - r_Z I_Z \\ &= 8 - 25(4\text{m}) \\ &= 7.9\text{V} \end{aligned}$$

b) Using the formula $R_{\max} = \frac{V_{S\min} - (V_{ZO} + r_Z I_{Z\min})}{I_{Z\min} + I_{L\max}}$

$$= \frac{13 - (7.9 + 25(0.5\text{m}))}{0.5\text{m} + 7.9/4\text{k}}$$

$$\approx 2\text{k}$$

c) $\Delta V_O = \Delta V_S \frac{r_Z}{r_Z + R}$

$$= \pm 24.7\text{mV}$$


d) $LIR = r_Z / (R + r_Z) = 12.3\text{mV/V}$ (below standard: good)

$LOR = r_Z \parallel R = 24.7\text{mV/mA}$ (below standard: good)

Problem 3 [3+12+5 points]

The NMOS transistor in the given circuit has $V_t = 1$ V, and $K_n = 25 \mu\text{A}/\text{V}^2$ ($K_n = \mu_n C_{ox} W/L$).

- Find the gate voltage V_G .
- Find the following: drain and source voltages V_D and V_S ; drain and source currents I_D and I_S . Neglect the channel-length modulation effect (i.e. assume $\lambda=0$).
- Explain the phenomenon *channel-length modulation*; illustrate your answer with a sketch of the cross-section of the NMOS.



a) Voltage divider \Rightarrow $V_G = 10\text{V}$

b) $V_S = 40\text{k} I_D$
 $V_D = 10 - 60\text{k} I_D \Rightarrow V_{DS} = 10 - 100\text{k} I_D$

Assume Saturation

$$I_D = K (V_{GS} - V_t)^2$$

$$I_D = \frac{25\mu}{2} (10 - 40\text{k} I_D - 1)^2$$

Solving the quadratic equation

$$\Rightarrow I_D = 0.14\text{mA} \Rightarrow V_D = 1.53\text{V}$$

check assumption:

$$V_D < V_G - V_t$$

↑
not saturation.

Assume Triode

$$I_D = K [2(V_{GS} - V_t)V_{DS} - V_{DS}^2]$$

$$= \frac{25\mu}{2} (10 - 100\text{k} I_D) [2(9 - 40\text{k} I_D) - (10 - 100\text{k} I_D)^2]$$

$$\Rightarrow 25\text{k} I_D^2 + 8.5 I_D - 1\text{m} = 0$$

solve for I_D

$$I_D = -0.432\text{mA} \text{ (rejected)}$$

$$I_D = 0.092\text{mA}$$

$$I_S = 0.092\text{mA}$$

$$V_S = 3.7\text{V}$$

$$V_D = 4.48\text{V}$$

$$V_{DS} = 0.78\text{V}$$

check assumption

$$V_D < V_G - V_t$$

$$0.78 < 10 - 1 \quad \checkmark \quad \underline{\text{OK}}$$