King Fahd University of Petroleum and Minerals

Electrical Engineering Department

EE200: Digital Logic Circuit Design Course Coordinator: Dr. Mahmoud M. Dawoud First Semester 2007-2008 (071)

A. Course Information

Text Book:	Digital Design (3rd E	dition)	by M. M. Mano					
Course	Na	Name			Ph	one	Sections	
Coordinator:	Dr. Mahmoud M. Dawoud , mmdawoud@kfupm.edu.sa			59/2070	22	299		
Instructors:	Your Section Instructor is: Dr. Mahmoud M. Dawoud , mmdawoud@kfupm.edu.sa			59/2070	22	299	03 - 04	
Lab	Name			Office	Phone		Sections	
Coordinator:	Mr. Ahmed Abul Hussain, ahussain@kfupm.edu.sa			59-0027	1241			
Instructor:	Your lab. Instructor is:@kfupm.edu.sa							
Grading:	Assignments and Quizzes	Laboratory		Design Project	Two Majors		Final	
	15%	20%		5%	30	0%	30%	
	First Major	Second Major		Lab Final		Final		
Exams Dates:	Wed. October 24, 2007	Wed.	December 5, 2007	January 5-9,			the schedule	
Exams Times:	6:30 – 8:30 PM	6:30 – 8:30 PM		Your Lab ti	110111		the registrar's	
Exams Places:	To be announced	Tol	be announced	In your La	ab		office	
Important Dates:	Last day to drop the co without a permanent re		•	rop the course V" grade	Last day to drop all courses with "W" Thru Registrar's office.		Registrar's	
	Tuesday September 18, 2007		Tuesday November 6, 2007		Tuesday January 8, 2008			

- **Note #1:** Final Exam is <u>coordinated</u> and <u>comprehensive</u> (i.e. it is common for all sections and covers chapter 1-7 as described in the syllabus and class notes). Lab Final will be given by the Lab instructor in the Lab during the normal Lab session. Major Exams are also coordinated.
- Note #2: According to the rules and regulations of KFUPM, attendance is MANDATORY. More than 8 unexcused absences will be reported to the registrar office and result in a GRADE of DN regardless of the student's grade.
- **Note #3:** It is your responsibility to solve the *practice problems* as soon as the material is covered in the class. Solution will be posted on <u>WebCT</u>. This *practice problems* set will not be collected.
- **Note #4:** Your instructor will give you other home work assignments which will be collected and graded. Quizzes will be given regularly based on the homework and the *practice problems*..
- **Note #5:** A design project will be assigned around week 11 and will be due at the end of week 13.
- Note # 6: On-line lectures will be available under WebCT which is maintained by the course coordinator. All students will have access to these lectures. All students are encouraged to access these lectures before attending the regular classes. A feed-back will be obtained from the students through questionnaires.
- Note #7: Selected weeks will be conducted <u>fully on-line</u>. You will study the material on-line. You will communicate with your instructor via WebCT communication tools. You will attend Wednesday classes of these weeks. In Wednesday class, you will have the chance to discuss the material and take a special quiz.

B. Tentative Course Outline and Schedule

		irse Outime and Schedule				
Week	Date	Topics	Sections	Labs/Prob. Sessions		
1	September 8-12	Binary Numbers, Number Base Conversions,	1.1-1.3	No Lab.		
2	September	Octal & Hexadecimal Numbers, Complements,	1.4-1.7	Introduction to Lab.		
	15-19	Signed Binary Numbers, Binary Codes		Equipment, Exp#1: Binary		
				& Decimal Numbers		
3	September	Binary Logic, Boolean Algebra: Axioms, Theorems	1.9,	No Lab.		
	22-26	& Properties. Boolean functions, Digital Logic	2.1-2.4			
	G	Gates	2.7-2.8	T #2 D: : 17 . G		
4	September	Canonical & Standard Forms, More Logical	2.5-2.6	Exp#2: Digital Logic Gates		
	29-	Operations, Simplification of Boolean functions	3.1-3.4			
	October 3	Using K-Maps, Product of Sums Simplification.				
		Eid Al-Fitr Vacation October 6-17				
5	5 October Don't-care Conditions, NAND, NOR, and Other		3.5-3.7	Exp#3: Introduction to		
	20-24	Two Level Implementations, Exclusive-OR		LogicWorks		
		Function.	20.44	Exam # 1		
6	October	Combinational Logic: Analysis and Design	3.9, 4.1-	Exp#4: Boolean Algebra		
	27-31	Procedures, Code Conversion, Adder circuits.	4.4	E #5 C: 1:C: ::		
7	November 3-7	Subtractors, Decimal Adder, binary multiplier, Magnitude Comparator, Decoders.	4.5-4.8	Exp#5: Simplification		
8	November	Encoders and Multiplexers, Random Access	4.9-4.10,	Exp#6: Code Conversion		
	10-14	Memory.	7.2, 7.3			
9	November	Programmable Logic, PLD'S, ROM, Programmable	7.5-7.7	Exp#7: Adders/Subtractors		
	17-21	Logic Array, Programmable Array Logic.	5.1-5.3			
10	November			Exp#8: Multiplexers		
	24-28	Characteristic Tables				
11	December	Analysis of Clocked Sequential Circuits, State	5.4, 5.6	Exp#9: Design with ROM's		
	1-5	Reduction and Assignment.		Exam # 2		
12	December	Flip-flop Excitation Tables, Design Procedure,	5.7	Exp#10: Flip-flops		
	8-12	Synthesis using different flip flops.				
	Eid Al-Adha Vacation December 15-26					
13	13 December Registers and Shift Registers		6.1, 6.2	Exp#11: Counters &		
	29-January	_		Sequential Logic		
	2					
14	January	Ripple Counters, Synchronous Counters and other	6.3-6.5	Lab Final		
	5-9	counters.				
15	January	Revision.				
	12-16					

C. Practice Problems

Chapter 1:	5,7,9,18,20,29,34
Chapter 2:	2,5, 9, 12,15,17
Chapter 3:	2,7,12,15,19,24,31,36
Chapter 4:	5,11,13,20,25,29,31,35,37
Chapter 7:	15,18,20,21,24
Chapter 5:	2,6,9,12,19, 24,26
Chapter 6:	5,7,8,12,21