Single Cycle Processor Design

COE 233

Logic Design and Computer Organization

Dr. Muhamed Mudawar

King Fahd University of Petroleum and Minerals

Presentation Outline

Designing a Processor: Step-by-Step

Datapath Components and Clocking

Assembling an Adequate Datapath

Controlling the Execution of Instructions

Main, ALU, and PC Control

Designing a Processor: Step-by-Step

- 1. Analyze instruction set => datapath requirements
 - ♦ The meaning of each instruction is given by the register transfers
 - ♦ Datapath must include storage elements for ISA registers
 - ♦ Datapath must support each register transfer
- 2. Select datapath components and clocking methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction
 - ♦ Determine the setting of control signals for register transfer
- 5. Assemble the control logic

Review of MIPS Instruction Formats

- ✤ All instructions are 32-bit wide
- Three instruction formats: R-type, I-type, and J-type

Op ⁶	Rs⁵	Rt⁵	Rd⁵	sa ⁵	funct ⁶
Op ⁶	Rs⁵	Rt⁵	immediate ¹⁶		
Op ⁶	address ²⁶				

- ♦ Op⁶: 6-bit opcode of the instruction
- ♦ Rs⁵, Rt⁵, Rd⁵: 5-bit source and destination register numbers
- \diamond sa⁵: 5-bit shift amount used by shift instructions
- ♦ funct⁶: 6-bit function field for R-type instructions
- ♦ immediate¹⁶: 16-bit immediate constant or PC-relative offset
- ♦ address²⁶: 26-bit target address of the jump instruction

MIPS Subset of Instructions

- Only a subset of the MIPS instructions is considered
 - ALU instructions (R-type): add, sub, and, or, xor, slt
 - Immediate instructions (I-type): addi, slti, andi, ori, xori
 - ♦ Load and Store (I-type): Iw, sw
 - ♦ Branch (I-type): beq, bne
 - ♦ Jump (J-type): j
- This subset does not include all the integer instructions
- But sufficient to illustrate design of datapath and control
- Concepts used to implement the MIPS subset are used to construct a broad spectrum of computers

Details of the MIPS Subset

	nstruction	Meaning			Fo	rmat		
add	rd, rs, rt	addition	op ⁶ = 0	rs⁵	rt ⁵	rd ⁵	0	0x20
sub	rd, rs, rt	subtraction	$0p^{6} = 0$	rs ⁵	rt⁵	rd ⁵	rd ⁵ 0 0x22	
and	rd, rs, rt	bitwise and	$0p^{6} = 0$	rs⁵	rt⁵	rd ⁵ 0 0x24		0x24
or	rd, rs, rt	bitwise or	$0p^{6} = 0$	rs⁵	rt⁵	rd ⁵ 0 0x25		0x25
xor	rd, rs, rt	exclusive or	$0p^{6} = 0$	rs⁵	rt⁵	rd ⁵	0	0x26
slt	rd, rs, rt	set on less than	op ⁶ = 0	rs⁵	rt ⁵	rd ⁵ 0 0x2a		0x2a
addi	rt, rs, imm ¹⁶	add immediate	0x08	rs⁵	rt ⁵	imm ¹⁶		6
slti	rt, rs, imm ¹⁶	slt immediate	0x0a	rs ⁵	rt⁵	imm ¹⁶		6
andi	rt, rs, imm ¹⁶	and immediate	0x0c	rs ⁵	rt⁵	imm ¹⁶		6
ori	rt, rs, imm ¹⁶	or immediate	0x0d	rs⁵	rt ⁵	imm ¹⁶		6
xori	rt, imm ¹⁶	xor immediate	0x0e	rs ⁵	rt ⁵	imm ¹⁶		6
lw	rt, imm ¹⁶ (rs)	load word	0x23	rs⁵	rt ⁵	imm ¹⁶		6
SW	rt, imm ¹⁶ (rs)	store word	0x2b	rs⁵	rt ⁵	imm ¹⁶		6
beq	rs, rt, offset ¹⁶	branch if equal	0x04	rs⁵	rt ⁵	offset ¹⁶		16
bne	rs, rt, offset ¹⁶	branch not equal	0x05	rs⁵	rt ⁵	offset ¹⁶		16
j	address ²⁶	jump	0x02			address ²⁶		

Instruction Fetch/Execute

R-type Fetch instruction: Instruction \leftarrow MEM[PC] Fetch operands: data1 \leftarrow Reg(rs), data2 \leftarrow Reg(rt) Execute operation: ALU_result \leftarrow func(data1, data2) Write ALU result: $Reg(rd) \leftarrow ALU_result$ Next PC address: $PC \leftarrow PC + 4$ Fetch instruction: ✤ I-type Instruction \leftarrow MEM[PC] Fetch operands: data1 \leftarrow Reg(rs), data2 \leftarrow Extend(imm¹⁶) Execute operation: ALU_result \leftarrow op(data1, data2) Write ALU result: $Reg(rt) \leftarrow ALU_result$ Next PC address: $PC \leftarrow PC + 4$ \Leftrightarrow BEQ Fetch instruction: Instruction \leftarrow MEM[PC] Fetch operands: data1 \leftarrow Reg(rs), data2 \leftarrow Reg(rt) Equality: $zero \leftarrow subtract(data1, data2)$ Branch: if (zero) $PC \leftarrow PC + 4 + 4 \times sign_ext(offset^{16})$ $PC \leftarrow PC + 4$ else

Instruction Fetch/Execute - cont'd

- ♦ LW Fetch instruction: Instruction ← MEM[PC]
 Fetch base register: base ← Reg(rs)
 Calculate address: address ← base + sign_extend(imm¹⁶)
 Read memory: data ← MEM[address]
 Write register Rt: Reg(rt) ← data
 Next PC address: PC ← PC + 4
- ♦ SW Fetch instruction: Instruction Fetch registers: base ← R Calculate address: address ← Write memory: MEM[add Next PC address: PC ← PC
- $\begin{array}{l} \text{Instruction} \leftarrow \text{MEM[PC]} \\ \text{base} \leftarrow \text{Reg(rs)}, \, \text{data} \leftarrow \text{Reg(rt)} \\ \text{address} \leftarrow \text{base} + \text{sign_extend(imm^{16})} \\ \text{MEM[address]} \leftarrow \text{data} \\ \text{PC} \leftarrow \text{PC} + 4 \end{array}$

- Jump
 - Fetch instruction:
 Target PC address:
 Jump:
- Instruction \leftarrow MEM[PC] target \leftarrow { PC[31:28] , address²⁶ , 00 } PC \leftarrow target

Requirements of the Instruction Set

✤ Memory

- ♦ Instruction memory where instructions are stored
- Data memory where data is stored
- Registers
 - ♦ 31 × 32-bit general purpose registers, R0 is always zero
 - ♦ Read source register Rs
 - ♦ Read source register Rt
 - ♦ Write destination register Rt or Rd
- Program counter PC register and Adder to increment PC
- Sign and Zero extender for immediate constant
- ALU for executing instructions

Next . . .

Designing a Processor: Step-by-Step

Datapath Components and Clocking

Assembling an Adequate Datapath

Controlling the Execution of Instructions

Main, ALU, and PC Control

Components of the Datapath



Register Element

- ✤ Register
 - ♦ Similar to the D-type Flip-Flop
- n-bit input and output
- Write Enable (WE):
 - ♦ Enable / disable writing of register
 - ♦ Negated (0): Data_Out will not change
 - Asserted (1): Data_Out will become Data_In after clock edge
- Edge triggered Clocking
 - ♦ Register output is modified at clock edge



MIPS Register File

- Register File consists of 31 × 32-bit registers
 - ♦ BusA and BusB: 32-bit output busses for reading 2 registers
 - BusW: 32-bit input bus for writing a register when RegWrite is 1
 - \diamond Two registers read and one written in a cycle
- Registers are selected by:
 - RA selects register to be read on BusA
 - RB selects register to be read on BusB
 - ♦ RW selects the register to be written
- Clock input



- ♦ During read, register file behaves as a combinational logic block
 - RA or RB valid => BusA or BusB valid after access time



Details of the Register File



Tri-State Buffers

- Allow multiple sources to drive a single bus
- Two Inputs:
 - ♦ Data_in
 - Enable (to enable output)
- One Output: Data_out
 - If (Enable) Data_out = Data_in

else Data_out = High Impedance state (output is disconnected)

Tri-state buffers can be used to build multiplexors





Building a Multifunction ALU



Instruction and Data Memories

- Instruction memory needs only provide read access
 - ♦ Because datapath does not write instructions
 - ♦ Behaves as combinational logic for read
 - Address selects Instruction after access time
- Data Memory is used for load and store
 - MemRead: enables output on Data_out
 - Address selects the word to put on Data_out
 - MemWrite: enables writing of Data_in
 - Address selects the memory word to be written
 - The Clock synchronizes the write operation
- Separate instruction and data memories
 - \diamond Later, we will replace them with caches



Next . . .

Designing a Processor: Step-by-Step

Datapath Components and Clocking

Assembling an Adequate Datapath

Controlling the Execution of Instructions

Main, ALU, and PC Control

Instruction Fetching Datapath

- We can now assemble the datapath from its components
- ✤ For instruction fetching, we need …
 - ♦ Program Counter (PC) register
 - ♦ Instruction Memory
 - ♦ Adder for incrementing PC





Datapath for R-type Instructions



Control signals

♦ ALUOp is the ALU operation as defined in the funct field for R-type

RegWr is used to enable the writing of the ALU result

Datapath for I-type ALU Instructions



- ALUOp is derived from the Op field for I-type instructions
- RegWr is used to enable the writing of the ALU result
- ExtOp is used to control the extension of the 16-bit immediate

**

Combining R-type & I-type Datapaths



Another mux selects 2nd ALU input as either data on BusB or the extended immediate

A mux selects RW

- Control signals
 - ALUOp is derived from either the Op or the funct field
 - RegWr enables the writing of the ALU result
 - ExtOp controls the extension of the 16-bit immediate
 - RegDst selects the register destination as either Rt or Rd
 - ♦ ALUSrc selects the 2nd ALU source as BusB or extended immediate

Controlling ALU Instructions



For R-type ALU instructions, RegDst is '1' to select Rd on RW and ALUSrc is '0' to select BusB as second ALU input. The active part of datapath is shown in green

For I-type ALU instructions, RegDst is '0' to select Rt on RW and ALUSrc is '1' to select Extended immediate as second ALU input. The active part of datapath is shown in green

Details of the Extender

- Two types of extensions
 - ♦ Zero-extension for unsigned constants
 - ♦ Sign-extension for signed constants
- Control signal ExtOp indicates type of extension
- Extender Implementation: wiring and one AND gate



Adding Data Memory to Datapath

✤ A data memory is added for load and store instructions



ALU calculates data memory address

A 3rd mux selects data on BusW as either ALU result or memory data_out

Additional Control signals

- MemRd for load instructions
- MemWr for store instructions

BusB is connected to Data_in of Data Memory for store instructions

WBdata selects data on BusW as ALU result or Memory Data_out

Controlling the Execution of Load



as destination register writing of register file Immmediate16 to 32 bits	gDst = '0' selects Rt destination register
--------------------------------------------------------------------------	-----------------------------------------------

ALUSrc = '1' selects extended immediate as second ALU input

ALUOp = 'ADD' to calculate data memory address as Reg(Rs) + sign-extend(Imm16)

MemRd = '1' to read	WBdata = '1' places the data read	Clock edge updates PC
data memory	from memory on BusW	and Register Rt

Controlling the Execution of Store



RegDst = 'X' because no register is writtenRegW writing		= '0' to disable ExtOp = 1 to sign-ex of register file Immmediate16 to 32		tOp = 1 to sign-extend mmediate16 to 32 bits
ALUSrc = '1' selects of	ALUOp = 'ADI	ALUOp = 'ADD' to calculate data memory		
immediate as second	address as Reg	address as Reg(Rs) + sign-extend(Imm16)		
MemWr = '1' to write	WBdata = ')	X' because don't care	•	Clock edge updates PC
data memory	what da	ta is put on BusW		and Data Memory

Adding Jump and Branch to Datapath



- Additional Control Signals
 - PCSrc for PC control: 1 for a jump and 2 for a taken branch
 - ♦ Zero flag for branch control: whether branch is taken or not

Controlling the Execution of a Jump



MemRd = MemWr = RegWr = 0, Don't care about other control signals

Clock edge updates PC register only

Controlling the Execution of a Branch



ALUSrc = 0, ALUOp = SUB, ExtOp = 1, MemRd = MemWr = RegWr = 0

Clock edge updates PC register only

Next . . .

Designing a Processor: Step-by-Step

Datapath Components and Clocking

Assembling an Adequate Datapath

Controlling the Execution of Instructions

Main, ALU, and PC Control

Main, ALU, and PC Control



Single Cycle Processor Design

Single-Cycle Datapath + Control



Main Control Signals

Signal	Effect when '0'	Effect when '1'
RegDst	Destination register = Rt	Destination register = Rd
RegWr	No register is written	Destination register (Rt or Rd) is written with the data on BusW
ExtOp	16-bit immediate is zero-extended	16-bit immediate is sign-extended
ALUSrc	Second ALU operand is the value of register Rt that appears on BusB	Second ALU operand is the value of the extended 16-bit immediate
MemRd	Data memory is NOT read	Data memory is read Data_out ← Memory[address]
MemWr	Data Memory is NOT written	Data memory is written Memory[address] ← Data_in
WBdata	BusW = ALU result	BusW = Data_out from Memory

Main Control Truth Table

Ор	RegDst	RegWr	ExtOp	ALUSrc	MemRd	MemWr	WBdata
R-type	1 = Rd	1	Х	0 = BusB	0	0	0 = ALU
ADDI	0 = Rt	1	1 = sign	1 = lmm	0	0	0 = ALU
SLTI	0 = Rt	1	1 = sign	1 = lmm	0	0	0 = ALU
ANDI	0 = Rt	1	0 = zero	1 = lmm	0	0	0 = ALU
ORI	0 = Rt	1	0 = zero	1 = lmm	0	0	0 = ALU
XORI	0 = Rt	1	0 = zero	1 = lmm	0	0	0 = ALU
LW	0 = Rt	1	1 = sign	1 = lmm	1	0	1 = Mem
SW	Х	0	1 = sign	1 = lmm	0	1	Х
BEQ	Х	0	1 = sign	0 = BusB	0	0	Х
BNE	Х	0	1 = sign	0 = BusB	0	0	Х
J	Х	0	Х	Х	0	0	Х

X is a don't care (can be 0 or 1), used to minimize logic

Logic Equations for Main Control Signals



ALU Control Truth Table

Ор	funct	ALUOp	4-bit Code
R-type	AND	AND	11 00
R-type	OR	OR	11 01
R-type	XOR	XOR	11 10
R-type	ADD	ADD	10 00
R-type	SUB	SUB	10 10
R-type	SLT	SLT	01 10
ADDI	Х	ADD	10 00
SLTI	Х	SLT	01 10
ANDI	Х	AND	11 00
ORI	Х	OR	11 01
XORI	Х	XOR	11 10
LW	Х	ADD	10 00
SW	Х	ADD	10 00
BEQ	Х	SUB	10 10
BNE	Х	SUB	10 10
J	Х	X	X

The 4-bit codes define the binary ALU operations.

The 4-bit codes match the ALU implementation.

Upper 2 bits = ALU selection Lower 2 bits = Logic or Arith op.

The 4-bit codes can be derived easily from the opcode and function code.

Single Cycle Processor Design

Multifunction ALU



PC Control Truth Table

Ор	Zero flag	PCSrc
R-type	X	0 = Increment PC
J	X	1 = Jump Target Address
BEQ	0	0 = Increment PC
BEQ	1	2 = Branch Target Address
BNE	0	2 = Branch Target Address
BNE	1	0 = Increment PC
Other than Jump or Branch	X	0 = Increment PC

The ALU Zero flag is used by BEQ and BNE instructions

Single Cycle Processor Design

PC Control Logic

The PC control logic can be described as follows:

```
if (Op == J) PCSrc = 1;
else if ((Op == BEQ && Zero == 1) ||
             (Op == BNE \&\& Zero == 0)) PCSrc = 2;
else PCSrc = 0;
                                                          Op
                                                       Decoder
Branch = (BEQ.Zero) + (BNE.Zero)
                                                BEQ
                                                       BNE
                                          Zero ·
Branch = 1, Jump = 0 \rightarrow PCSrc = 2
Branch = 0, Jump = 1 \rightarrow PCSrc = 1
Branch = 0, Jump = 0 \rightarrow PCSrc = 0
```

Jump

Branch

Summary

- ✤ 5 steps to design a processor
 - Analyze instruction set => datapath requirements
 - Select datapath components & establish clocking methodology
 - Assemble datapath meeting the requirements
 - ♦ Analyze implementation of each instruction to determine control signals
 - ♦ Assemble the control logic
- MIPS makes Control easier
 - \diamond Instructions are of the same size
 - \diamond Source registers always in the same place
 - ♦ Immediate constants are of same size and same location
 - ♦ Operations are always on registers/immediates