# King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department 

COE 202: Digital Logic Design (3-0-3)
Term 181 (Fall 2018)
Major Exam 2
Saturday, November 11th, 2018

Time: 120 minutes, Total Pages: 9

Name: $\qquad$ ID: $\qquad$ Section: $\qquad$

## Notes:

Do not open the exam book until instructed
Calculators are not allowed (basic, advanced, cell phones, etc.)
Answer all questions
All steps must be shown
Any assumptions made must be clearly stated
Clearly label all inputs and outputs of any circuit component

| Question | Maximum Marks | Your Marks |
| :---: | :---: | :---: |
| 1 | 18 |  |
| 2 | 19 |  |
| 3 | 20 |  |
| 4 | 13 |  |
| Total | 70 |  |

## Question 1.

a) Consider the following Boolean function and its don't care conditions:

$$
F(A, B, C, D)=\prod M(3,11,12,13)+\sum d(2,6,10,14)
$$

Represent F on a K-map along with its don't care conditions.
b) The K-map below represents a function $\mathrm{G}(\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{W})$ :

| ZW |  |  |  |  |
| ---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| XY | 00 | 01 | 11 | 10 |
| 00 | 1 | 1 | 0 | 1 |
| 01 | 1 | $X$ | $X$ | 1 |
| 11 | 0 | $X$ | $X$ | 0 |
| 10 | 1 | 1 | 0 | 0 |

1. List all the prime implicants and essential prime implicants of G .
(4 Marks)
2. Minimize G to a minimal SOP expression
(2 Marks)
3. Minimize G to a minimal POS expression
(4 Marks)
c) Let $F=A^{\prime}\left(B^{\prime}+C^{\prime}\right)(A+C)$ Implement $F$ using minimum number of NOR gates only. (4 Marks)

## Question 2:

It is required to design a circuit that receives a 3-bit signed number in signed-magnitude representation, $\mathbf{X}$, and computes the equation $\mathbf{Y}=\mathbf{3}^{*} \mathbf{X}-\mathbf{2}$ where $\mathbf{Y}$ is also represented in signedmagnitude representation.
a. Determine the number of bits needed for the output Y. Justify your answer.
(2 Marks)
b. Fill the table below with the truth table for the output Y.

| X2 X1 X0 | Decimal Value of Y | Output Y |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

c. If the output of the circuit Y is fed as input to another circuit that will compute the equation: $\mathbf{Z}=\mathbf{Y}^{\mathbf{2}}$, what will be the don't care conditions for $\mathbf{Z}$.
d. Implement the following two functions using a decoder and additional gates, each with the smallest possible Fan-in (i.e. number of inputs). Clearly mark all inputs and outputs of the decoder. F1 $(\mathrm{A}, \mathrm{B}, \mathrm{C})=\sum \mathrm{m}(0,4,5,6,7)$

F2 $(\mathrm{A}, \mathrm{B}, \mathrm{C})=\sum \mathrm{m}(4,5,7)$
(5 Marks)
e. Convert the circuit below to 2-input NAND gates only. Redraw the circuit to obtain a multilevel NAND circuit implementation. Assume that both the true and complement forms of each input variable are available. Use the circuit as is and do not attempt to simplify it. (5 Marks)


Page 6 of 9

## Question 3.

(20 Marks)
a) Represent the given signed numbers using 8 -bit signed binary numbers in the specified representations in the table below:
(6 Marks)

| Decimal Value | Sign-Magnitude <br> representation | 1's complement <br> representation | 2's complement <br> representation |
| :---: | :---: | :---: | :---: |
| -34 |  |  |  |
| -67 |  |  |  |

b) $\mathbf{A}$ and $\mathbf{B}$ below are 8 -bit signed integers represented in the 2 's complement representation:
$A=11011000 \quad B=01110101$

1. What are the decimal values of $A$ and $B$ ?
(2 Marks)
2. Compute $\mathrm{A}+\mathrm{B}$ in binary and indicate whether there is overflow or not.
(3 Marks)
3. Compute $\mathrm{A}-\mathrm{B}$ by converting subtraction into binary addition. Indicate whether there is overflow or not. Show all the steps.
c) Suppose that $\mathbf{X}, \mathbf{Y}$, and $\mathbf{Z}$ are 4-bit unsigned integers. Let $\mathbf{S}=\mathbf{X}+\mathbf{Y}+\mathbf{Z}$ be the unsigned sum.
4. What is the number of bits required to represent the output $\mathbf{S}$ ?
(1 Mark)
5. Draw a circuit that computes $\mathbf{S}=\mathbf{X} \mathbf{+} \mathbf{Y} \mathbf{Z}$ using only full adders and half adders.
(5 Marks)

## Question 4

Consider the following implementation of a full-adder circuit:

a) Write a gate-level Verilog description of the above full adder using the Inputs, Outputs, and wire names and gate delays shown on the diagram above.
(5 Marks)
b) Write another Verilog description of the full adder, with delay modeling, using a single assign statement per output (i.e. two assign statements).
(3 Marks)
c) Using the full adder in (a) above, write a testbench to test a 2-bit adder (i.e. uses two of the full adder in (a)) to add two 2-bit numbers $\mathbf{A}$ and $\mathbf{B}$ with a carry in $\mathbf{C i}$, and produces a 2-bit Sum $\mathbf{S}$ and carry out Co. The testbench should test the 2-bit adder for the following input values (with 10 time units delay in-between the two input patterns):
(5 Marks)

$$
\mathbf{A}=\mathbf{0 0}, \mathbf{B}=\mathbf{0 0}, \mathbf{C i n}=\mathbf{0}, \text { and the second input is } \mathbf{A}=\mathbf{1 0}, \mathbf{B}=\mathbf{0 1}, \mathbf{C i n}=\mathbf{1} .
$$

