# King Fahd University of Petroleum and Minerals <br> College of Computer Science and Engineering Computer Engineering Department 

COE 202: Digital Logic Design (3-0-3)
Term 172 (Spring 2018)
Major Exam 2
Saturday April 7, 2018

Time: $\mathbf{1 2 0}$ minutes, Total Pages: 12

Name: KEY $\qquad$ ID: $\qquad$ Section: $\qquad$

## Notes:

- Do not open the exam book until instructed
- No Calculators are allowed (basic, advanced, cell phones, etc.)
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

| Question | Maximum Points | Your Points |
| :---: | :---: | :---: |
| 1 | 10 |  |
| 2 | 6 |  |
| 3 | 7 |  |
| 4 | 7 |  |
| 5 | 14 |  |
| 6 | 7 |  |
| 7 | 8 |  |
| 8 | 11 |  |
| Total | 70 |  |

## Question 1.

Given the following K-map of the function $f$, where $\mathbf{X}$ is a don't-care:

|  |  | $c d$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 00 | 01 | 11 | 10 |
| $a b$ | 00 | 1 |  |  | 1 |
|  | 01 | 1 | 1 |  |  |
|  | 11 | 1 |  | 1 | X |
|  | 10 | X |  |  | 1 |

a) (4 points) Write the terms of all prime Implicants and all essential prime Implicants of $f$.
b) (4 points) Find ALL minimum sum-of-products expressions of $f$.
c) ( $\mathbf{2}$ points) Find ALL minimum product-of-sums expressions of $f$.
a) FIVE Prime Implicants: $b^{\prime} d^{\prime}, c^{\prime} d^{\prime}, a d^{\prime}, a a^{\prime} b c^{\prime}, a b c$

Only THREE prime Implicants are essential: $b^{\prime} d^{\prime}, a^{\prime} b c^{\prime}, a b c$
b) Two Solutions:

Solution 1: $f=b^{\prime} d^{\prime}+a^{\prime} b c^{\prime}+a b c+c^{\prime} d^{\prime}$
Solution 2: $f=b^{\prime} d^{\prime}+a^{\prime} b c^{\prime}+a b c+a d^{\prime}$
c) One Solution:
$f=\left(b+d^{\prime}\right)\left(a+b^{\prime}+c^{\prime}\right)\left(a^{\prime}+c+d^{\prime}\right)$

Question 2.
a) (4 points) Given the following circuit diagram with AND/OR/NOT gates:


Redraw the above circuit diagram using only NAND gates and a minimum number of inverters (NOT gates). You may insert inverters only when necessary.

b) (2 points) Given the following circuit diagram with XNOR gates:


Redraw the above circuit using only XOR gates and a minimal number of inverters. You may insert inverters only when necessary.


## Question 3.

a) (4 points) Consider the functions $F 1\left(a_{2}, a_{1}, a_{0}\right)$ and $F 2\left(a_{2}, a_{1}, a_{0}\right)$, whose truth table is shown below:

| $a_{2}$ | $a_{1}$ | $a_{0}$ | $F 1$ | $F 2$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 |

Sketch an implementation of F1 and F2 using a single 3-8 decoder and minimum additional gates with minimum number of inputs.

b) ( $\mathbf{3}$ points) Show how you can construct a 3-8 decoder using minimum number of 1-2 decoders with enable inputs. In your implementation, mark which input corresponds to $a_{0}, a_{1}$, and $a_{2}$.

Also, mark which output corresponds to $D_{0 . . .} D_{7}$.


## Question 4.

a) ( $\mathbf{3}$ points) Consider a function $G$ with the following truth table:

| $A$ | $B$ | $C$ | $G$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Sketch an implementation of $G$ using a single 4-1 multiplexer.

b) (4 points) Show how to construct an 8-1 MUX using only a single 2-1 MUX and minimum number of 4-1 MUXs.


## Question 5.

a) (6 points) Represent the given decimal numbers using 4-bit sign-magnitude, 1's complement and 2's complement representations by filling in the missing information in the following table. If the number is outside the range, please indicate so in the corresponding table cell.

| Decimal number | Sign-and-Magnitude <br> (1-bit for sign and 3bit <br> for magnitude) | 1's Complement (4-bit) | 2's Complement (4-bit) |
| :---: | :---: | :---: | :---: |
| -3 | 1011 | 1100 | 1101 |
| -8 | Outside the range | Outside the range | 1000 |

b) ( 3 points) Given the following 6-bit binary number, determine its decimal value based on the given representations by filling in the missing information in the following table.

| 6-bit Binary Number | Equivalent decimal value with the binary number interpreted as: |  |  |
| :---: | :---: | :---: | :---: |
|  | Sign-and-Magnitude | 1's Complement | 2's Complement |
|  | -10 | -21 | -22 |

c) (1 point) Given the 4-bit binary number 1001 in 2 's complement representation, the 8 -bit binary number in 2's complement representation with equivalent decimal value is 11111001.
d) (4 points) Perform the following arithmetic operations using 2's complement representation and indicate if there is an overflow:

$+$| 01011111 |  | 01001111 |
| :---: | :---: | :---: |
| 01100010 |  | 11011010 |
| 11000001 |  | 01001111 |
|  |  |  |
|  |  | 00100110 |
| 01110101 |  |  |

## Question 6:

a) ( $\mathbf{3}$ mark) It is required to design a combinational circuit that receives a 3-bit input X ( $\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ ) and produces an output Y that represents the number of 1's in the 3-bit input X . Show the truth table of this circuit.
b) ( $\mathbf{4}$ marks) It is required to design a combinational circuit that receives a 6 -bit input X ( $\mathrm{X}_{5} \mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ ) and produces an output Y that represents the number of 1's in X . Design the required circuit using as many as needed from the 3-bit 1'count circuit and minimum number of needed half and full adders.
a)

| $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{0}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{0}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

b)


## Question 7:

(8 marks)
It is required to design an arithmetic and logic circuit with two 4-bit signed 2's complement inputs A $\left(\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}\right)$ and $\mathrm{B}\left(\mathrm{B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}\right)$, and two control inputs M 1 and M0 that produces a 6-bit output C $\left(\mathrm{C}_{5} \mathrm{C}_{4} \mathrm{C}_{3} \mathrm{C}_{2} \mathrm{C}_{1} \mathrm{C}_{0}\right)$ according to the following table:

| $M 1$ | $M 0$ | $F(A, B)$ |
| :---: | :---: | :--- |
| 0 | 0 | $\mathrm{C} \leftarrow \mathrm{A}-3$ |
| 0 | 1 | $\mathrm{C} \leftarrow 2 \mathrm{~A}-\mathrm{B}$ |
| 1 | 0 | $\mathrm{C} \leftarrow \mathrm{AXOR} \mathrm{B}$ |
| 1 | 1 | $\mathrm{C} \leftarrow$ A AND B |

Design this circuit with minimum needed number of standard components (MUX, Decoders, Adders, Comparators, Logic Gates ...etc.).
Properly label all components, their inputs, outputs and sizes.


## Question 8:

Consider the combinational circuit given below which has three inputs $\mathrm{C} 1, \mathrm{C} 0$, and X , three outputs $\mathrm{C} 1+, \mathrm{C} 0+$ and Y :

a) ( $\mathbf{3}$ marks) Write a Verilog module to model the combinational circuit using assign statements.
b) ( $\mathbf{4}$ marks) Write a Verilog module that instantiates three copies of this circuit and connects C 1 and C 0 of the first instance to 00 , and connects the carry outs of each cell to the carry ins of the consecutive cell.
c) ( $\mathbf{4}$ marks) Write a test bench that tests the 3 -bit circuit modeled in (ii) that applies the following input patterns to your circuit $\left(\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}\right)=\{010,100$, $101\}$ with a delay of 30 time units between each input combination.
a)
module Cell3XM1 (output C1P, C0P, Y, input C1, C0, X);

$$
\text { assign } \mathrm{Y}=\mathrm{X} \sim^{\wedge} \mathrm{C} 0 ;
$$

assign $\mathrm{C} 0 \mathrm{P}=\mathrm{C} 1 \wedge(\sim \mathrm{X} \& \mathrm{C} 0)$;
assign $\mathrm{C} 1 \mathrm{P}=\mathrm{X} \mid(\mathrm{C} 1 \& \mathrm{C} 0)$;
endmodule
b)
module D3XM1 (output Cout1, Cout0, output [2:0] Y, input [2:0] X);
wire [1:0] C1P, C0P;
Cell3XM1 M1 (C1P[0], C0P[0], Y[0], 0, 0, X[0]);

Cell3XM1 M2 (C1P[1], C0P[1], Y[1], C1P[0], C0P[0], X[1]);
Cell3XM1 M3 (Cout1, Cout0, Y[2], C1P[1], C0P[1], X[2]);
endmodule
c)
module D3XM1_Test();
reg [2:0] X;
wire Cout1, Cout0;
wire [2:0] Y;
D3XM1 M1 (Cout1, Cout0, Y, X);
initial begin
X=3'b010;
\#30 X=3'b0100;
\#30 X=3'b0101;
End
endmodule

