

**King Fahd University of Petroleum and Minerals**  
**College of Computer Science and Engineering**  
**Computer Engineering Department**

**COE 202: Digital Logic Design (3-0-3)**  
**Term 161 (Fall 2016)**  
**Major Exam 2**  
**Saturday, Dec. 3rd, 2016**

**Time: 120 minutes, Total Pages: 11**

**Name:** \_\_\_\_\_ **ID:** \_\_\_\_\_ **Section:** \_\_\_\_\_

**Notes:**

Do not open the exam book until instructed

**Calculators are not allowed** (*basic, advanced, cell phones, etc.*)


Answer all questions

All steps must be shown

Any assumptions made must be clearly stated

<b>Question</b>	<b>Maximum Points</b>	<b>Your Points</b>
<b>1</b>	<b>14</b>	
<b>2</b>	<b>16</b>	
<b>3</b>	<b>20</b>	
<b>4</b>	<b>6</b>	
<b>5</b>	<b>14</b>	
<b>6</b>	<b>20</b>	
<b>7</b>	<b>20</b>	
<b>Total</b>	<b>110</b>	


**Question 1: Fill in the Spaces: (Show all work needed to obtain your answer) [14 marks]**

1. The symbol  is an equivalent representation of the \_\_\_\_\_ (AND/OR/NOT) gate. [1 mark]

2. A two input XOR gate can be used as an inverter of an input, if the other input is set to \_\_\_\_\_ (High/Low). [1 mark]

3. The output for  $n$  inputs XNOR gate ( $n > 3$ ) will be \_\_\_\_\_ (The Same/Inverted) if any two inputs are inverted. [1 mark]


4. The two-input gate symbol shown on the right performs the function  $f(A, B) = A'B$ . It \_\_\_\_\_ (Can/Cannot) be used to implement any Boolean function similar to Universal gates. [1 mark]




5. Using 6-bit registers, the smallest negative number that can be represented is \_\_\_\_\_ and that would be using \_\_\_\_\_ (Sign-Magnitude / 2's complement) representation. [2 marks]

6. Using 6-bit 2's complement representation, the largest number that can be added to +5 without causing an overflow is \_\_\_\_\_ (in decimal). [1 mark]

7. Complete the circuit on the right to implement the function  $F(A, B, C) = \prod M(0, 1, 4, 6)$  using a single 3-to-8 decoder and a NOR gate. The inputs to the NOR gates will be \_\_\_\_\_ . [2 marks]




8. For the function  $F(X, Y, Z)$  represented in the following K-map,  $F$  has \_\_\_\_\_ (How many) prime implicants, and of these \_\_\_\_\_ (How many) are essential prime implicants of  $F$ . [2 marks]



9. The largest decoder we can build using five 2-to-4 decoders with Enable without any additional components is a \_\_\_\_\_ to \_\_\_\_\_ decoder. [1 mark]

10. In the priority encoder shown below with **D<sub>0</sub> having highest priority and D<sub>7</sub> the lowest priority**, the output  $Y_2Y_1Y_0 = 101$  when the status at inputs D<sub>0</sub>-D<sub>7</sub> is as described in \_\_\_\_\_ (select one of I, II, III, or IV) with all other inputs being in a don't care condition. [2 marks]

- I. D<sub>0</sub> = 1 and D<sub>2</sub> = 1.
- II. D<sub>1</sub> = 1 and D<sub>2</sub> = 1.
- III. D<sub>3</sub> = 1 and D<sub>5</sub> = 1.
- IV. D<sub>6</sub> = 1 and D<sub>5</sub> = 1.



### Question 2.

- 1) Consider the Boolean function  $F(W, X, Y, Z) = \prod M(1, 4, 6, 9) + \sum d(0, 3, 5, 7, 11, 12, 14)$ . Identify **all** the *prime implicants* and the *essential prime implicants* of **F**. [6 marks]

- 2) Simplify the Boolean function  $F(w,x,y,z)$  shown in the K-map below together with its don't care conditions, into *minimal sum-of-products* expression. [4 marks]

wx\yz	00	01	11	10
00	1	0	0	1
01	0	0	1	1
11	x	x	x	x
10	1	0	x	x

- 3) Implement the following function using minimum number of *NAND* gates. Assume that all inputs are available in true and complement forms. [2 marks]

$$F = A'B + B'C + AC'$$

- 4) Implement the function in part (3) above using minimum number of *NOR* gates only. Assume that all input are available in true and complement forms. [4 marks]

**Question 3:****[20 marks]**a) Show the **8-bit binary representation** of the following decimal numbers.**[4 marks]**

Decimal Number	<b>8-bit</b> Sign-Magnitude representation	<b>8-bit</b> 2's complement representation
<b>+35</b>		
<b>-76</b>		

b) Given the following 8-bit binary value, show the equivalent decimal value when the binary number is interpreted as unsigned, as a sign-magnitude number, as a 1's complement, or as a 2's complement signed number. **[4 marks]**

8-bit Binary	Decimal Value when the binary number is interpreted as:			
	Unsigned Number	Sign-Magnitude Decimal Number	1's complement Decimal Number	2's complement Decimal Number
<b>1011 1010</b>				

- c) Show the addition / subtraction of the following 8-bit signed numbers represented in 2's complement. Indicate whether there is an overflow (Yes / No). **[6 marks]**

$  \begin{array}{r}  0\ 1\ 1\ 0\ 1\ 0\ 1\ 1 \\  +\ 1\ 1\ 0\ 0\ 1\ 1\ 0\ 1 \\  \hline  \end{array}  $	$  \begin{array}{r}  0\ 1\ 1\ 1\ 0\ 0\ 1\ 0 \\  -\ 1\ 0\ 0\ 1\ 0\ 1\ 1\ 1 \\  \hline  \end{array}  $
<b>Overflow?</b>	<b>Overflow?</b>

**Question 4:**

**[6 marks]**

It is required to design a circuit to multiply two 2-bit unsigned binary numbers;  $A_1A_0$  and  $B_1B_0$ .

a) Obtain the truth table for this circuit.

**[4 marks]**

b) Using the Karnaugh map, find a minimal sum-of-product expression for the output bit with weight 2 (i.e.  $2^{\text{nd}}$  bit from the right).

**[2 marks]**

**Question 5:** For this question, **Properly label all components, their inputs and outputs.**

Given the function  $F(A, B, C) = A \bar{C} + \bar{B} C$  [14 marks]

- a) Implement F using the smallest size MUX. Do not use any additional gates. [6 marks]
- b) Implement F using a single 3-to-8 decoder, and a single OR gate. [4 marks]
- c) Implement F using two 2-to-4 decoders with enable, one inverter, and one NOR gate. [4 marks]




**Question 6:** For this question, properly label all components, their inputs and outputs.

Using a **minimal** number of standard components (such as **decoders, encoders, multiplexers, adders, magnitude comparators**) and any other necessary logic gates, design a circuit that:

- Takes three 4-bit unsigned binary numbers  $A = A_3A_2A_1A_0$ ,  $B = B_3B_2B_1B_0$ , and  $C = C_3C_2C_1C_0$ ,
- And produces two 4-bit outputs  $X = X_3X_2X_1X_0$ , and  $Y = Y_3Y_2Y_1Y_0$  such that  $X$  equals the smallest number among  $A$ ,  $B$ , and  $C$  (i.e.  $X = \min(A,B,C)$ ), while  $Y$  corresponds to the largest number among  $A$ ,  $B$ , and  $C$  (i.e.  $Y = \max(A,B,C)$ ). [20 marks]

**Question 7:** Consider the combinational circuit shown below with inputs X, Y, Z, and W, and outputs A and B:  
[20 marks]



a) Write a Verilog module (call it **CC**) describing this circuit, *as is*, using primitive gates. Assume the following gate delays; inverter's delay= 1 (time unit), AND's delay= 2, OR's delay=3. [5 marks]

b) Write a test bench to test the above circuit for the following input combinations (add 10ns delay between the application of each input set):  
XYZW=0000, then 0110, then 0010 [5 marks]

c) Write another Verilog module (Call it CC\_2) describing the same circuit but using the continuous assignment (i.e. assign statement). **The output delays should also be modeled in this module.**  
[5 marks]

d) What do we need to change in the test bench of part (b) to simulate the 2<sup>nd</sup> module (CC\_2) (b)?  
[2 marks]

e) Also, if we modify the test bench to try all possible 16 input combinations, would the two modules produce exactly the same simulation results? Briefly explain why  
[3 marks]