

# COMPUTER ARCHITECTURE COE 308

## QUIZ-4

Name and ID:.....

### MEMORY SYSTEM

A cache has a hit time  $T_c=2$  cycles and a miss probability  $P_{miss} = 0.055$ . The main memory access time is  $T_{mm} = 36$  cycles. The data-cache and instruction-cache have identical performance. A program has the following instruction distribution: probability of 0.4 for arithmetic and logic instructions, 0.2 for load, 0.1 for store, and 0.3 for control instructions. Assume control instructions do not cause any loss. The processor is running at 2 GHz.

1. Evaluate the average access time  $T_{access}$  in clocks and in seconds of the memory system.
2. The processor is a five-stage MIPS processor. The ideal CPI is 5.5 clocks, e.g. assuming a hit in instruction-cache and data-cache. Evaluate the average number of clocks to process one instruction (CPI).
3. Assume a victim cache is used with  $T_{vic} = 4$  cycles and a miss probability  $P_{vic\_miss} = 0.5$ . Evaluate the average access time  $T_{access}$  in clocks of the memory system when the victim cache is accessed: (1) upon a miss in the cache, and (2) simultaneously with the cache.

### **Solution:**

1.  $T_{access} = T_c + P_m(IC) * T_{mm} = 2 + 0.055 * 36 = 3.98$  clocks and  $T_{access} = 3.98 * 0.5 = 1.99$  ns.
2.  $CPI = CPI_{ideal} + 0.055 * (1 + 0.2 + 0.1) * 36 = 5.5 + 0.055 * (1 + 0.2 + 0.1) * 36 = 8.074$  clocks, to account for instruction 1 fetch, 0.2 for load, and 0.1 for store.
3. In the case the victim cache is accessed upon a miss in the cache, we have  $T_{access} = T_c + P_m * (T_{vic} + P_{vic\_miss} * T_{mm}) = 2 + 0.055 * (4 + 0.5 * 36) = 3.21$  clocks. In the case of simultaneous access of victim cache with the cache, we have  $T_{access} = T_c + P_m * ((T_{vic} - T_c) + P_{vic\_miss} * T_{mm}) = 2 + 0.055 * ((4 - 2) + 0.5 * 36) = 3.1$  clocks.