

Minimization of Memory and Network Contention For Accessing Arbitrary Data Patterns in SIMD Systems

M. A. Al-Mouhamed and S. S. Seiden

Department of Computer Engineering
King Fahd University of Petroleum and Minerals (KFUPM)
31261 Dhahran, Saudi Arabia

Department of Information and Computer Science
University of California Irvine,
California 92717, USA

Summary: Finding general XOR-schemes to minimize memory and network contention for accessing arrays with arbitrary sets of data templates is presented. A combined XOR matrix is proposed together with a necessary and sufficient condition for conflict-free access. We present a new characterization of the baseline network. Finding an XOR matrix for combined templates is shown to be an NP-complete problem. A heuristic is proposed for finding XOR-matrices by determining the constraints of each template matrix and solving a set of simultaneous equations for each row. Evaluation shows significant reduction of memory and network contention compared to interleaving and to static row-column-diagonals storage.

4 CONCLUSION

In this correspondence, we have studied the effect of defect clustering in semiconductor wafers on defect distributions in individual dice, and its impact on test optimization based on defect clustering. We account for the fact that test transparency for a circuit can depend of the number of defects in that die. Our analysis indicates that defect clustering can, in fact, be exploited to separate out high-quality chips with defect levels up to an order of magnitude better than those attained without using the defect clustering information. If the transparency per fault of the wafer probe test is relatively low, say 1%, then the probability that a chip with multiple faults escapes detection is a 100 times or more less than that for a chip with a single fault. Therefore, almost all the test escapes (bad dice) in the bins following wafer probe testing are likely to contain only a single fault, and test transparency in the subsequent phase of packaged chip testing can be reasonably assumed to be independent of what bin the chip is in. Thus the analysis for optimizing packaged chip testing to obtain the best possible overall defect levels for a given total test cost presented in [10] remains valid. In [10], we had shown that test costs could be cut in about half for any desired defect level.

ACKNOWLEDGMENTS

The authors appreciate the care with which the referees read this paper and their constructive and useful suggestions. This work was supported in part by the U.S. National Science Foundation under grant MIP-9208929.

REFERENCES

- [1] W. H. Beyer, *Handbook of Mathematical Sciences*. Boca Raton, Fla.: CRC Press, 1987.
- [2] D.V. Das, S.C. Seth, P.T. Wagner, J.C. Anderson, and V.D. Agrawal, "An Experimental Study on Reject Ratio Prediction for VLSI Circuits: Kokomo Revisited," *Proc. Int'l Test Conf.*, pp. 712-720, 1990.
- [3] M.H. DeGroot, *Optimal Statistical Decisions*. New York: McGraw-Hill, 1970.
- [4] R.B. Elo, "An Empirical Relationship Between Test Transparency and Fault Coverage," *Proc. Int'l Test Conf.*, pp. 1,006-1,011, 1990.
- [5] I. Koren and D.K. Pradhan, "Introducing Redundancy into VLSI Designs for Yield and Performance Enhancement," *Proc. FTCS-15*, pp. 330-335, 1985.
- [6] D.L. Luenberger, *Introduction to Linear and Nonlinear Programming*. Reading, Mass.: Addison-Wesley, 1973.
- [7] E.J. McCluskey, "IC Quality and Test Transparency," *Proc. Int'l Test Conf.*, pp. 295-301, 1988.
- [8] S.C. Seth and V.D. Agrawal, "On the Probability of Fault Occurrence," *Defect and Fault-Tolerance in VLSI Systems*, pp. 47-52. New York: Plenum, 1989.
- [9] S.C. Seth and V.D. Agrawal, "Characterizing the LSI Yield Equation from Wafer Test Data," *IEEE Trans. Computer-Aided Design*, vol. 3, 1984.
- [10] A.D. Singh and C.M. Krishna, "Chip Test Optimization Using Defect Clustering Information," *Proc. 22nd IEEE Int'l Symp. Fault Tolerant Computing*, pp. 366-373, 1992.
- [11] A.D. Singh and C.M. Krishna, "On Optimizing Wafer-Probe Testing for Product Quality Using Die-Yield Prediction," *IEEE Trans. Computer-Aided Design*, vol. 13, no. 5, pp. 295-301, 1993.
- [12] C.H. Stapper, "Correlation Analysis of Particle Clusters on Integrated Circuit Wafers," *IBM J. Research and Development*, vol. 31, no. 6, 1987.
- [13] T.W. Williams and N.C. Brown, "Defect Level as a Function of Fault Coverage," *IEEE Trans. Computers*, vol. 30, no. 12, pp. 987-988, Dec. 1981.

Minimization of Memory and Network Contention for Accessing Arbitrary Data Patterns in SIMD Systems

Mayez A. Al-Mouhamed and Steven S. Seiden

Abstract—Finding general XOR-schemes to minimize memory and network contention for accessing arrays with arbitrary sets of data templates is presented. A combined XOR-matrix is proposed together with a necessary and sufficient condition for conflict-free access. We present a new characterization of the baseline network. Finding an XOR-matrix for combined templates is shown to be an NP-complete problem. A heuristic is proposed for finding XOR-matrices by determining the constraints of each template-matrix and solving a set of simultaneous equations for each row. Evaluation shows significant reduction of memory and network contention compared to interleaving and to static row-column-diagonals storage.

Index Terms—Memory conflicts, multistage networks, NP-completeness, parallel memories, storage schemes.

1 INTRODUCTION

NONUNIFORM access to parallel memories and network contention are responsible for significant performance degradation [10], [1], especially in SIMD systems. The use of a prime number of memories [10] significantly outperforms interleaving but requires expensive [8] address translation. By restricting the type of access to some fixed data patterns, conflict-free access [5], [2], [9] to rows, columns, and diagonals of arrays were proposed on the basis of row rotations. The drawbacks are the dependence on the array size, the number of memories, and the complex address transformation.

Based on *skew storage*, XOR-schemes were proposed [5], [6], [14] for eliminating most of the above problems. In [6], a necessary and sufficient condition for conflict-free memory access of a given template is presented but no methods were proposed for finding the XOR-scheme for composite templates.

Because of the excessive cost of crossbar switches, multistage networks, such as the Benes [3], Omega [9], and Baseline [13], were analyzed with respect to their permissible permutations. In most cases, conflict-free access to the network is obtained for some fixed data templates. For row, column, diagonals, and square blocks, a scheme [4] based on composite linear permutations was proposed for the Omega network.

While all these approaches are useful, they either:

- 1) treat only the parallel memory characterization, or
- 2) treat memory and network aspects by considering only a reference set of static templates.

Our objective is to find a storage scheme that combines the requirements of composite data templates and network topology in synthesizing global address transformation so that memory and network contentions are minimized.

This paper is organized as follows. Section 2 describes the notation used. Section 3 defines templates and XOR-schemes. Charac-

- M.A. Al-Mouhamed is with the Computer Engineering Department, College of Computer Science and Engineering, King Fahd University of Petroleum and Minerals, Dhahran 31261, Saudi Arabia. E-mail: mayez@ccse.kfupm.sa.edu.
- S.S. Seiden is with the Department of Information and Computer Science, University of California, Irvine, CA 92717.

Manuscript received June 28, 1993; revised Feb. 24, 1995.

For information on obtaining reprints of this article, please send e-mail to: transcom@computer.org, and reference IEEECS Log Number C96030.

terization of the Baseline network is presented in Section 4. The NP-completeness aspects are presented in Section 5. An algorithm for finding XOR-schemes is presented in Section 6. Section 7 presents the performance evaluation, and Section 8 concludes this work.

2 NOTATION

We denote abstract objects such as vector spaces and templates using capital cursive letters, i.e. the vector space \mathcal{V} . Sets are denoted using capital italic letters, i.e., the set S . Integers and vectors are denoted using small italic letters. The binary representation of a d bit integer x is $x_{d-1} \dots x_1 x_0$. We can identify the set of integers in the range $[0 : 2^d - 1]$ with the d dimensional vector space over Z_2 , the integers modulo 2. Addition corresponds to logical exclusive-or and multiplication corresponds to logical and. Adding two vectors in Z_2^n corresponds to taking the bitwise exclusive-or.

Vectors of some vector space are *linearly independent* if and only if no nonzero *linear combination* of them is zero. Formally, if we have a set of vectors $\{v_0 \dots v_{n-1}\}$ then they are linearly independent if and only if the linear combination $a_0 v_0 \oplus \dots \oplus a_{n-1} v_{n-1}$ is zero exactly when all a_i are zero, where each a_i is a scalar. The vector space Z_2^n is generated by its canonical basis which will be denoted by $\{v_0, \dots, v_{n-1}\}$.

Let ϕ be a function. Then we say ϕ is *linear* if $\phi(x \oplus y) = \phi(x) \oplus \phi(y)$ and $\phi(cx) = c\phi(x)$. Suppose ϕ is a linear function $\phi: Z_2^n \rightarrow Z_2^m$. The function ϕ is represented by an $m \times n$ matrix Φ over Z_2 . We apply ϕ to a vector x by matrix multiplication $\phi(x) = \Phi x$. The upper left-most entry of Φ is $\Phi_{0,0}$. We denote the i th row of Φ by $\Phi_{i,*}$, and the j th column of Φ by $\Phi_{*,j}$. The columns of Φ represent the values of ϕ on the basis vectors of Z_2^n . If v_j is the j th basis vector, $\Phi_{*,j}$ is the value of $\phi(v_j)$. ϕ will be onto if and only if Φ has full rank.

Since ϕ produces a vector, we wish to consider how ϕ produces each component of that vector. We define $\phi_i(x)$ to be the i th component of the vector $\phi(x)$. Or more succinctly $\phi(x) = (\phi_0(x), \dots, \phi_{m-1}(x))$, where $\phi_i(x) = \Phi_{i,*} x$.

Given a subset S of the basis of Z_2^n , we can create a *restriction* of ϕ to S denoted by ϕ^S . Since the basis of Z_2^n is an ordered set, an ordering of S is imposed by the ordering of the basis. The matrix representing the restricted function is denoted Φ^S . Formally, if S is a subset of the basis $v_0 \dots v_{n-1}$ of Z_2^n , and m is the size of S , then ϕ^S is defined by $\phi^S(x) = (\phi_{i_0}(x), \dots, \phi_{i_{m-1}}(x))$, where v_{i_j} is the j th member of S . The matrix Φ^S consists of the columns $\Phi_{*,i_0} \dots \Phi_{*,i_{m-1}}$, concatenated in that order.

3 XOR-SCHEMES

We wish to identify each array position (a, b) with a unique vector. The row index a can be identified with the vector $(a_0 \dots a_{d-1})$ and the column index b can be identified with $(b_0 \dots b_{d-1})$. Array position (a, b) can be uniquely identified with $(a_0 \dots a_{d-1}, b_0 \dots b_{d-1})$. We also identify each memory unit number c with $(c_0 \dots c_{p-1})$. We now define formally the vector spaces to which we have been alluding.

We define a vector space $\mathcal{F} = Z_2^d$ to represent horizontal indices. We define $F = \{f_0, f_1 \dots f_{d-1}\}$ to be the canonical basis of \mathcal{F} . We similarly define vector spaces \mathcal{G} for column indices and \mathcal{H} for memory unit numbers, with canonical bases $G = \{g_0, g_1 \dots g_{d-1}\}$ and $H = \{h_0, h_1 \dots h_{p-1}\}$, respectively.

The Cartesian product of the vector spaces \mathcal{F} and \mathcal{G} is a new vector space $\mathcal{V} = \mathcal{F} \times \mathcal{G}$ with basis $F \cup G$. Let $n = 2d$. We denote this combined basis as $V = \{v_0, v_1 \dots v_{n-1}\}$, where $v_0 = f_0, v_1 = f_1, v_d = g_0$, etc. This vector space is isomorphic to Z_2^n . Any position (a, b) in the array is uniquely associated with a vector in \mathcal{V} . This vector can be expressed as a linear combination of the basis elements $a_0 v_0 \oplus \dots \oplus a_{d-1} v_{d-1} \oplus b_0 v_d \oplus \dots \oplus b_{d-1} v_{n-1}$. We refer to the elements of the basis V using either f s and g s, or v s, depending on which is notationally convenient.

A *template* is a pattern on array element locations. Templates are used to describe the access patterns of an algorithm. The problem is to find a scheme that allows conflict-free access to all instances of a template. XOR-schemes can handle a large class of useful templates, such as rows, columns, square, blocks, and power-of-2 strides.




Fig. 1. Example of a set of patterns.

A template T_i is defined by its basis T_i , which is a non-empty subset of V . All template bases are of size p . Fig. 1 shows some templates. Let p and d both be 3. Our basis is $V = \{f_0, f_1, f_2, g_0, g_1, g_2\}$, or alternatively $V = \{v_0, v_1, \dots, v_5\}$. Template T_1 is defined by its basis $T_1 = \{f_0, f_1, f_2\}$. Every element in a template instance is a linear combination:

$$a_0 f_0 \oplus a_1 f_1 \oplus a_2 f_2 \oplus b_0 g_0 \oplus b_1 g_1$$

where the b s are constant, and the a s are allowed to vary. Similarly, templates T_2, T_3 , and T_4 have bases $T_2 = \{f_0, f_1, g_1\}$, $T_3 = \{f_1, f_2, g_0\}$, and $T_4 = \{f_0, f_1, g_0\}$, respectively.

An XOR-scheme is a linear function $\phi: \mathcal{F} \times \mathcal{G} \rightarrow \mathcal{H}$, that is a $p \times n$ matrix Φ . An XOR-scheme ϕ allows conflict-free access to T_i if and only if ϕ maps each linear combination of T_i to a unique element of \mathcal{H} [6]. In other words, ϕ^{T_i} must be onto. For conflict-free access to all templates, ϕ^{T_i} must be onto for all T_i .

4 THE BASELINE NETWORK

We consider SIMD systems in which the PEs are interconnected to the memories by using a *Baseline network* as the data-alignment system. We study how a message passes through a p -stage Baseline network from a given source to a given destination. To simplify the notation we consider the indirect Baseline $IB_p = E\sigma_i E\sigma_3 \dots E\sigma_p E$ and find the position of the message at the i th stage, where the sub-shuffle $\sigma_i(x)$ is defined by $\sigma_i(x_{p-1}, \dots, x_{i+1}, x_{i-1}, x_{i-2}, \dots, x_0) = x_{p-1}, \dots, x_{i+1}, x_{i-2}, \dots, x_0, x_{i-1}$.

THEOREM 4.1. Given an IB_p network, let $\text{pos}_i(s, d)$ be the position of a message passing from input s to destination d after the i th stage. Then $\text{pos}_i(s, d) = s_{p-1} \dots s_{d_{p-1}} \dots d_{p-i}$ where d_j is the j th bit of d , and s_j is the j th bit of s .

PROOF. The proof is by induction. The base case is $\text{pos}_0(s, d) = s_{p-1} \dots s_0$. We assume that $\text{pos}_i(s, d) = s_{p-1} \dots s_{d_{p-1}} \dots d_{p-i}$ and we show that $\text{pos}_{i+1}(s, d) = s_{p-1} \dots s_{d_{p-1}} \dots d_{p-i-1}$. Since the message enters stage $(i+1)$ following a sub-shuffle σ_{i+1} , the po-

sition of the message at the entry of stage $(i + 1)$ is given by:

$$\sigma_{i+1}(\text{pos}_i(s, d)) = s_{p-1} \dots s_{i+1} d_{p-1} \dots d_{p-i} s_i$$

The message exits stage $(i + 1)$ at its upper ($d_{p-i-1} = 0$) or lower ($d_{p-i-1} = 1$) output, depending on the routing bit d_{p-i-1} . The position of the message at the output of stage $(i + 1)$ is then $\text{pos}_{i+1}(s, d) = s_{p-1} \dots s_{i+1} d_{p-1} \dots d_{p-i} d_{p-i-1}$. \square

4.1 Linear Permutations

Let ϕ be a $p \times p$ linear permutation matrix from Z_2^p onto Z_2^p , i.e., $d = \phi s$.

We wish to know if the IB_p network can perform ϕ . From Theorem 4.1, we find that:

$$\text{pos}(s, \phi(s)) = (\phi_{p-1}(s) \dots \phi_{p-1}(s), s_{p-1}, \dots, s_{p-1})$$

Since we always refer to a message going from s to $\phi(s)$, we shall abbreviate $\text{pos}(s, \phi(s))$ to $\text{ps}_i(s)$. If Φ is the matrix of ϕ , the matrix of $\text{ps}_i(s)$ is:

$$\begin{pmatrix} \Phi_{p-i,0} & \dots & \Phi_{p-i,i-1} & \dots & \dots & \Phi_{p-i,p-1} & \vdots \\ \vdots & & \vdots & & & \vdots & \vdots \\ \Phi_{p-1,0} & \dots & \Phi_{p-1,i-1} & \dots & \dots & \Phi_{p-1,p-1} & \vdots \\ 0 & \dots & 0 & 1 & \dots & 0 & \vdots \\ \vdots & & \vdots & \vdots & & \vdots & \vdots \\ 0 & \dots & 0 & 0 & \dots & 1 & \vdots \end{pmatrix} \quad (1)$$

We define:

$$\Phi[i] = \begin{pmatrix} \Phi_{p-i,0} & \dots & \Phi_{p-i,i-1} \\ \vdots & & \vdots \\ \Phi_{p-1,0} & \dots & \Phi_{p-1,i-1} \end{pmatrix} \quad (2)$$

Note that $\Phi[i]$ is just the $i \times i$ sub-matrix in the upper-left corner of matrix (1), which is the $i \times i$ sub-matrix in the lower-left of Φ .

THEOREM 4.2. ps_i is onto if and only if $\Phi[i]$ is nonsingular.

PROOF. ps_i will be onto if and only if its matrix (1) is nonsingular.

The matrix (1) contains the identity matrix in its lower-right hand corner. We can cancel any entry $\Phi_{j,k} = 1$ where $p - i \leq j \leq p - 1$ and $0 \leq k < i$, by adding row k to row j . This leaves the identity in the lower right quadrant, matrix (2) in the upper-left quadrant, and zeros in the remaining quadrants. Therefore, the nonsingularity of (1) depends on its upper-left quadrant, which is matrix (2). \square

We now characterize linear permutations ϕ which the inverted baseline network can perform. We say that an $p \times p$ matrix Φ is sub-nonsingular if and only if $\Phi[i]$ is nonsingular for $1 \leq i \leq p - 1$.

THEOREM 4.3. A linear permutation ϕ on Z_2^p can be performed by IB_p if and only if its matrix Φ is sub-nonsingular.

PROOF. If two messages are mapped to the same output of a single switch in the network, the permutation will fail. If some sub-matrix $\Phi[i]$ is singular, then ps_i is not onto, and two messages will be mapped to the same output of some switch in the i th stage. \square

4.2 Sub-Nonsingular Matrices

We find the number of $p \times p$ matrices M defined over Z_2 which are sub-nonsingular. Let us denote the number of $p \times p$ matrices which are sub-nonsingular by S_p . It is obvious that $S_1 = 1$ and there are $S_2 = 4$ matrices which are sub-nonsingular:

$$\begin{pmatrix} 0 & 1 \\ 1 & 0 \end{pmatrix} \begin{pmatrix} 1 & 1 \\ 1 & 0 \end{pmatrix} \begin{pmatrix} 0 & 1 \\ 1 & 1 \end{pmatrix} \begin{pmatrix} 1 & 0 \\ 1 & 1 \end{pmatrix}$$

THEOREM 4.4. Let S_p be the number of sub-nonsingular $p \times p$ matrices over Z_2 . Then $S_p = 2^{(p-1)p}$.

PROOF. Let M be a $p \times p$ matrix so that $M[i]$ is sub-nonsingular. Using row and column operations, we can transform M such that $M[i]$ is the mirror identity matrix:

$$\begin{pmatrix} \vdots & & & & \vdots \\ b_{i-1} & b_{i-2} & \dots & b_0 & c & \dots \\ 0 & 0 & \dots & 1 & a_0 & \dots \\ \vdots & \vdots & & \vdots & \vdots & \vdots \\ 1 & 0 & \dots & 0 & a_{i-1} & \dots \end{pmatrix}$$

We denote the entry in the upper-right corner as c , the entries below c as $a_0 \dots a_{i-1}$, and the entries to the left of c as $b_0 \dots b_{i-1}$. By examining these quantities, we can determine whether $M[i + 1]$ is nonsingular. The fact that $M[i]$ is the mirror-identity makes it easy to cancel the a_i s and b_i s using row and column operations. $M[i + 1]$ will be nonsingular, if and only if, after these operations $c = 1$. If $a_i = 1$, add the column containing b_i to column $(i - 1)$ of M . This changes a_i to zero. If $b_i = 1$ and we add the row containing a_i to row $(p - i)$ of M , this changes b_i to zero. These operations affect c as follows:

- 1) there is no change to c if either $a_i = b_i = 0$ or $a_i \oplus b_i = 1$ and,
- 2) c is flipped if $a_i = b_i = 1$.

The nonsingularity of $M[i + 1]$ will therefore depend on two factors: the initial value of c , and the number of flips. There are 3^i ways to get 0 flips because there are three ways each a - b pair can be assigned without causing a flip. There are $i3^{i-1}$ ways we can get one flip, and $i(i - 1)3^{i-2}/2$ ways we can get two flips. In general, there are $\binom{i}{j}3^{i-j}$ ways we can get j flips.

If c is initially zero, $M[i + 1]$ is nonsingular exactly when there are an odd number of flips. This can happen in $\sum_{0 \leq j \leq i, \text{ odd}} \binom{i}{j}3^{i-j}$ different ways. If c is initially one, $M[i + 1]$ is nonsingular exactly when there are an even number of flips. This happens in $\sum_{0 \leq j \leq i, \text{ even}} \binom{i}{j}3^{i-j}$ ways. The total number of ways is simply $\sum_{j=0}^i \binom{i}{j}3^{i-j}$.

It can be proved [12] that all 4^i values of a s and b s are possible. If there are S_i ways that $M[i]$ can be nonsingular, then there are $S_i \sum_{j=0}^i \binom{i}{j}3^{i-j} = S_i(3 + 1)^i = S_i 4^i$ ways that $M[i + 1]$ can be nonsingular. Combining this with our value for $S_1 = 1$ we have $S_{p+1} = S_p 4^p$. Since S_p is always a power of four, let $s_p = \log_4 S_p$. Then $s_0 = 0$ and $s_{p+1} = s_p + p$. This gives $s_p = \sum_{i=0}^{p-1} i = (p - 1)p/2$. Therefore, we have $S_p = 4^{(p-1)p/2} = 2^{(p-1)p}$. \square

Note that the proof of this theorem implies a $\Theta(p^3)$ algorithm for determining the sub-nonsingularity of a matrix. The best known algorithm for determining nonsingularity takes more than $\Theta(n^3)$ time. Now we compare the number of nonsingular matrices to matrices.

THEOREM 4.5. The number of $p \times p$ matrices that are nonsingular is $U_p = \prod_{i=1}^p (2^p - 2^{i-1})$.

COROLLARY 4.1. The ratio of $p \times p$ nonsingular matrices to matrices is:

$$V_p = \prod_{i=1}^p \frac{2^i - 1}{2^i} = \frac{1}{2} \cdot \frac{3}{4} \cdot \frac{2^p - 1}{2^p} \quad (3)$$

Furthermore, V_p converges as p goes to infinity.

Proof of Theorem 4.5 and Corollary 4.1 can be found in [12].

5 XOR-SCHEMES AND THE NETWORK

Suppose ϕ is an XOR-scheme for a set of templates. ϕ is *network-contention-free* if and only if all template instances of all templates are mapped by ϕ in such a way that the network can perform the mappings.

THEOREM 5.1. Let ϕ be an XOR-scheme for a template set $\mathcal{T} = \{T_1, \dots, T_i\}$, with matrix Φ . Then ϕ is conflict-free and network-contention-free for the Indirect Baseline network if and only if Φ^{T_i} is sub-nonsingular for all i .

PROOF. Consider ϕ restricted to some template T_i . Then this restricted ϕ must be a linear permutation, if it is to be conflict-free. The matrix Φ^{T_i} must therefore be sub-nonsingular. So Φ^{T_i} must be sub-nonsingular for all i . \square

5.1 NP-Completeness

We show that the problem of finding an XOR-scheme which allows conflict-free and network-contention-free access for a given set of templates is tractable for $p = 2$, but NP-complete for $p > 2$. We consider the following abstract problem:

- 1) a vector space $Z = Z_2^n$,
- 2) a set of n variables $V = \{v_i \mid 0 \leq i \leq n-1\}$ and,
- 3) a set T of p -tuples of variables,

$$T = \{(v_{i_0}, \dots, v_{i_{p-1}}) \mid 0 \leq i_j \leq n-1\}.$$

The vectors assigned to the variables of a tuple form the columns of the $p \times p$ matrix. For example, if (v_0, v_1) is a tuple and $v_0 = \begin{pmatrix} 0 \\ 1 \end{pmatrix}$

and $v_1 = \begin{pmatrix} 1 \\ 1 \end{pmatrix}$, then the matrix of this tuple is $\begin{pmatrix} 0 & 1 \\ 1 & 1 \end{pmatrix}$.

We want to find an assignment of vectors in Z such that the matrices corresponding to all tuples are sub-nonsingular. We call this problem Sub-Nonsingular Satisfaction (SNSS).

This problem can easily be solved for $p = 2$. A 2×2 matrix is sub-nonsingular only if its lower left entry is non-zero. Let X be the set of vertices that appear first in some tuples, and thus can be assigned only two values $\begin{pmatrix} 0 \\ 1 \end{pmatrix}$ or $\begin{pmatrix} 1 \\ 1 \end{pmatrix}$. Let Y be the set of vertices that appear second which can be assigned three values $\begin{pmatrix} 0 \\ 1 \end{pmatrix}$, $\begin{pmatrix} 1 \\ 0 \end{pmatrix}$, or $\begin{pmatrix} 1 \\ 1 \end{pmatrix}$. The remaining vertices can take any values. Two vertices of the same tuple must be assigned different vectors, or the corresponding matrix will be singular. We build a *conflict graph* to this problem. All edges will be between two vertices in X , or between a vertex in X and one in Y . We two-color the vertices in the graph. We call this algorithm XIB2.

Suppose we have variables v_0, \dots, v_6 and $T_1 = (v_0, v_4)$, $T_2 = (v_1, v_5)$, $T_3 = (v_2, v_5)$, $T_4 = (v_3, v_6)$, $T_5 = (v_0, v_1)$, $T_6 = (v_1, v_2)$, $T_7 = (v_2, v_3)$, and $T_8 = (v_0, v_3)$. Sets $X = \{v_0, v_1, v_2, v_3\}$ and $Y = \{v_4, v_5, v_6\}$. The conflict graph of this problem and one possible coloring are shown in Fig. 2a. It is proved [12] that SNSS is NP-hard for $p = 3$. In general, SNSS corresponds to 2^{p-1} -coloring which is an NP-complete problem for $p \geq 3$.




Fig. 2. Examples of SNSS with $p = 2$.

6 HEURISTIC APPROACH TO SNSS

We present an algorithm for finding an XOR-scheme for a given template set. The idea is to construct the matrix of the XOR-scheme one row at a time, from the bottom up. We use algorithm XIB2 along with the proof of Theorem 4.4. Suppose $p = 3$ and we are given the templates shown in Fig. 1. The bases of these templates are given in Section 3.

We construct the bottom two rows of Φ using algorithm XIB2. For each Φ^{T_i} , the lower-left 2×2 submatrix is to be sub-nonsingular. The reduced template bases are $T'_1 = T'_2 = T'_4 = \{f_0, f_1\}$ and $T'_3 = \{f_1, f_2\}$. The sets of vectors that appear first and second in some template bases are $X = \{f_0, f_1\}$ and $Y = \{f_2\}$, respectively. The conflict graph and one possible coloring are shown in Fig. 2b. We let x_0, \dots, x_4 be the values in the top row:

$$\Phi = \begin{pmatrix} f_0 & f_1 & f_2 & g_0 & g_1 \\ x_0 & x_1 & x_2 & x_3 & x_4 \\ 0 & 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 0 & 0 \end{pmatrix}$$

We must now ensure that each Φ^{T_i} is nonsingular. The first step is to get the mirror identity matrix in the lower right 2×2 sub-matrix, using only row operations. Using the notation of Theorem 4.4, each Φ^{T_i} is nonsingular if $c = 1$ and the number of pairs $a_i = b_i = 1$ is even, or if $c = 0$ and the number of pairs $a_i = b_i = 1$ is odd. We can express this as linear equations over Z_2 which gives $x_0 \oplus x_1 \oplus x_2 = 1$ for Φ^{T_1} , $x_4 = 1$ for Φ^{T_2} , and $x_3 = 1$ for Φ^{T_3} and Φ^{T_4} . One solution for this system of simultaneous equations is $x_1 = x_3 = x_4 = 1$ and $x_0 = x_2 = 0$. The final storage matrix is:

$$\Phi = \begin{pmatrix} f_0 & f_1 & f_2 & g_0 & g_1 \\ 1 & 0 & 0 & 1 & 1 \\ 0 & 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 0 & 0 \end{pmatrix} \quad (4)$$

The permutations corresponding to Φ^{T_1} , Φ^{T_2} , and Φ^{T_3} map $(0, 1, \dots, 7)$ into $(0, 2, 3, 1, 5, 7, 6, 4)$, $(0, 4, 3, 7, 5, 1, 6, 2)$, and $(0, 4, 2, 6, 3, 7, 1, 5)$, respectively. Note that $\Phi^{T_2} = \Phi^{T_4}$. All these permutations are memory and network conflict-free with respect to an IB_3 network.

In general, the algorithm for finding a SNSS storage matrix is:

- 1) Determine the bottom two rows of the matrix using algorithm XIB2.
- 2) Create each remaining row, working from the bottom up. For i in 2 to $p-1$ loop:
 - a) For each template T_j do:
 - i) Obtain a matrix $\hat{\Phi}^{T_j}$ by reducing the matrix Φ^{T_j} so that it has the mirror identity matrix in its lower-left corner, using only row operations. Operations do not affect the matrix Φ .
 - ii) Use the i th column of this matrix to determine the equation associated with this template. Let the basis of T_j be $v_{\ell_0}, \dots, v_{\ell_{p-1}}$, and $y_k = \hat{\Phi}_{p-k-1, \ell_i}^{T_j}$. Then the equation is:

$$x_{\ell_i} \oplus \bigoplus_{k=0}^{i-1} x_{\ell_k} y_k = 1 \tag{5}$$

- b) Solve the system of simultaneous equations. Assign entry $\Phi_{p-i,k}$ the value x_k .

We call this algorithm XIB. Note that we do not have to row reduce from scratch each time we perform Step i. We can directly row reduce this partially reduced matrix and reduce the time complexity of this step from $O(p^3)$ to $O(p^2)$. The complexity of algorithm XIB is $O(pnt^2)$, where t , 2^p , and n , are the number of templates, the number of processors, and the number of distinct vectors of the template bases, respectively.

6.1 Approximate Solutions

Algorithm XIB fails if the sub-graph X cannot be two-colored. To find approximate two-coloring we assume that each template has a weight of 1. The problem is to find a two-coloring of X which violates the least number of edges. Garey, Johnson, and Stockmeyer [7] have shown this problem to be NP-complete. Algorithm XIB fails if a solution to the set of equations cannot be found. The problem is to find an *Approximate Linear Solution* (ALS) to the equations, for which the sum of the weights is minimized.

THEOREM 6.1. *Approximate Linear Solution is NP-hard.*

PROOF. We can use an algorithm for ALS to solve the problem of finding an optimal approximate two-coloring, which is NP-complete [7]. Suppose we are given an arbitrary graph G , and we wish to find an approximate two-coloring which violates the minimum number of edges. In Z_2 , for each vertex v_i of G we create a variable v_i . For each edge (v_i, v_j) , we create an equation $v_i \oplus v_j = 1$ and give it weight 1. It is easily seen that an optimal approximate solution to the resulting system of equations corresponds directly to an optimal approximate two-coloring of G . \square

If contention occurs at one stage for a given Φ^T , then the inputs of each switch of that stage must be serialized, i.e. its cost is two. If contention occurs at c stages the cost is 2^c . Contention will occur at stage i if and only if the $\text{rank}(\Phi^T[i]) = \text{rank}(\Phi^T[i-1])$. We define $\text{rank}(\Phi^T[0]) = 0$. Let $C_i = 1$ if $\text{rank}(\Phi^T[i]) > \text{rank}(\Phi^T[i-1])$, and $C_i = 0$ otherwise. The *subrank* of Φ^T is then $\text{subrank}(M) = \sum_{i=1}^p C_i$. The cost of an XOR-scheme Φ will be:

$$\text{cost}(\Phi) = \sum_{i=1}^t w_i 2^{p-\text{subrank}(\Phi^T_i)} \tag{6}$$

In particular, the cost of an XOR-scheme that is network-contention-free will be $\sum w_i$. Algorithm XIB is performed repeatedly, until an XOR scheme within pre-set performance parameters is found, or an iteration limit is reached. In the later case, the best XOR-scheme found is used. We call this randomized algorithm RXIB.

7 EVALUATION

Testing RXIB is performed as follows. The number of templates t ranges from three to 12, the weight was set to 1, and p ranges from 3 to 6, where 2^p is the number of processors. One thousand cases were generated for each combination of these parameters. For each value of t and p , the left and right entries of Figs. 3 and 4 show

- 1) the percentage of cases where an optimum solution was found and,
- 2) the average time increasing over the optimum access time.

Our scheme finds near optimum solutions for small numbers of templates and moderate numbers of processors. For the cases where the optimum solution is not found, the average deviation

from the optimum access time is moderate in all studied cases. The degradation smoothly increases with increasing the number of templates or the number of processors.




Fig. 3. Percentage of optimum cases found.




Fig. 4. Percentage of time increasing over optimum access time.

Algorithm XIB found a memory and network-contention free scheme when the set of templates is formed by power-of-2 strides. We compare RXIB to row-major interleaving (INT) and to a static-storage-scheme (SSS) that consists of the row, column, and both diagonals [4]. In the case of arbitrary templates, the INT scheme causes the average access time to be 6, 9.37, 13.59, and 18.64 fold the optimum access time for 2^3 , 2^4 , 2^5 , and 2^6 processors, respectively. Similarly, the SSS scheme causes the average access time to be 4.23, 5.31, 5.79, and 5.84 fold the optimum access time for the same number of processors. RXIB significantly outperforms both INT and SSS under the studied conditions.

In the following we compare with other approaches. In [6], conflict-free access to parallel memories based on full-rank matrix transformations was proposed. However, the network aspects were not considered. Also, no method was proposed for finding the XOR-scheme in the case of composite templates. The idea of using nonsingular matrix transformation has also been reported in [14] for vector processors. We proposed an efficient approach for combining data templates into a single storage matrix for which the condition to conflict-free access can be easily formulated. While it is simple to find the XOR-matrix of one template, we proved that finding a combined XOR-scheme is an NP-complete problem.

Where the network aspects are considered, the problem is restricted to finding a storage scheme for a well defined set of tem-

plates [4], [11]. For example, minimizing memory and network contention for a subset of rows, columns, diagonals, and square blocks was proposed in [4]. In [11], network contention has been analyzed with respect to conflict-free access to a fixed set of strides. Our method has the advantage of being a general approach that incorporates the constraints of conflict-free access to arbitrary sets of templates with respect to memory and network.

Considering other networks such as *Omega*, *Cube*, and *Delta*, the position of the message at some stage can always be expressed as a combination of bits of the source and destination. Therefore, the results presented here are also applicable to other multistage networks.

8 CONCLUSION

We investigated the problem of finding general XOR-schemes to dynamically minimize memory and network contention in accessing arrays with arbitrary data templates in SIMD computers.

Characterization of linear permutations for the Baseline network was presented by using nonsingular boolean matrices which guarantee conflict-free access to both memory and networks. We proved that finding the XOR-matrix for accessing arbitrary data templates is an NP-complete problem. To minimize memory and network contention, a heuristic algorithm was proposed for finding storage schemes for accessing an arbitrary set of data templates. Evaluation shows that the proposed XOR-schemes significantly reduce the memory and network contention compared to interleaving and other static storages.

The contributions of this work are:

- 1) a general approach for finding combined storage schemes,
- 2) characterization of necessary and sufficient conditions for conflict free-access of memory and network and,
- 3) an efficient algorithm for automating the process of finding the combined XOR-matrix.

ACKNOWLEDGMENTS

Thanks to the College of Computer Science and Engineering, King Fahd University of Petroleum and Minerals, Dhahran, Saudi Arabia, for granting the sabbatical leave of Mayez A. Al-Mouhamed. Thanks to Professors Daniel Hirschberg and Lubomir Bic, Department of Information and Computer Science, University of California, Irvine, for listening critically to the various proofs and for their remarks concerning the presentation of this paper.

REFERENCES

- [1] D. Bailey, "Vector Computer Memory Bank Contentions," *IEEE Trans. Computers*, vol. 36, no. 3, pp. 293-298, Mar. 1987.
- [2] K. Batcher, "The Multidimensional Access Memory in STARAN," *IEEE Trans. Computers*, vol. 26, no. 2, pp. 174-177, Feb. 1977.
- [3] V.E. Benes, *Mathematical Theory of Connecting Networks and Telephone Traffic*. New York: Academic Press, 1965.
- [4] R.V. Boppana and C.S. Raghavendra, "Efficient Storage Schemes for Arbitrary Size Square Matrices in Parallel Processors with Shuffle-Exchange Networks," *Proc. Int'l Conf. Parallel Processing*, pp. 365-368, 1991.
- [5] P. Budnik and D. Kuck, "The Organization and Use of Parallel Memories," *IEEE Trans. Computers*, vol. 20, no. 12, pp. 1,566-1,569, Dec. 1971.
- [6] J.M. Jalby W. Frailong, and J. Lenfant, "XOR-Schemes: A Flexible Data Organization in Parallel Memories," *Proc. Int'l Conf. Parallel Processing*, pp. 276-283, 1985.
- [7] M.R. Garey, D.S. Johnson, and L. Stockmeyer, "Some Simplified NP-Complete Graph Problems," *Theoretical Computer Science*, vol. 2, pp. 237-267, 1976.
- [8] D.T. Harper III, "Block, Multistride Vector, and FFT Accesses in Parallel Memory Systems," *IEEE Trans. Parallel and Distributed Systems*, vol. 2, no. 1, pp. 43-51, Jan. 1991.
- [9] D. Lawrie, "Access and Alignment of Data in an Array Processor," *IEEE Trans. Computers*, vol. 24, no. 12, pp. 1,145-1,155, Dec. 1975.
- [10] D. Lawrie and C.R. Vora, "The Prime Memory System for Array Accesses," *IEEE Trans. Computers*, vol. 31, no. 5, pp. 435-442, May 1982.
- [11] A. Norton and E. Melton, "A Class of Boolean Linear Transformations for Conflict-Free Power-of-Two Stride Access," *Proc. Int'l Conf. Parallel Processing*, pp. 247-254, 1987.
- [12] S. Seiden and M. Al-Mouhamed, "Minimization of Memory and Network Contention for Accessing Arbitrary Data Patterns in SIMD Systems," Univ. of California Irvine, ICS-UCI Technical Report 93-29, June 1993.
- [13] H.J. Siegel, "Interconnection Networks for SIMD Machines," *Computer*, vol. 12, pp. 57-67, June 1979.
- [14] G.S. Sohi, "High-Bandwidth Interleaved Memories for Vector Processors—A Simulation Study," *IEEE Trans. Computers*, vol. 42, no. 1, pp. 34-44, Jan. 1993.