King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

COE 301 COMPUTER ORGANIZATION ICS 233: COMPUTER ARCHITECTURE & ASSEMBLY LANGUAGE

Term 171 (Fall 2017-2018) Major Exam 2 Saturday Dec. 2, 2017

Time: 150 minutes, Total Pages: 14

Name:_		ID:	Section:
Notes:			
•	Do not open the exam book	until instructed	
•	Answer all questions		
•	All steps must be shown		

• Any assumptions made must be clearly stated

Question	Max Points	Score
Q1	18	
Q2	18	
Q3	10	
Q4	24	
Total	70	

Dr. Aiman El-Maleh Dr. Marwan Abu Amara (Q1)

(i) (10 points) A palindrome text is a text that reads the same backward or forward. For example, both abcdcba and abcddcba are palindrome texts. Write a <u>recursive</u> MIPS procedure that implements the following high-level palindrome procedure code using <u>minimal</u> instructions. The palindrome procedure should test if a text is palindrome or not. Assume the text to be tested is currently in the memory. Assume further that before calling the palindrome procedure, the \$a0 and \$a1 registers already contain the memory addresses of the first and the last characters of the text held in the memory, respectively. The palindrome procedure returns 1 in register \$v0 if the text is palindrome, and returns 0 in register \$v0 if the text is not palindrome. Use <u>MIPS programming convention</u> in saving and restoring <u>only the necessary register(s)</u> in the procedure. Note that the variables first and last in the high-level procedure code refer to the <u>memory locations</u> of the first and the last characters of the text, respectively. On the other hand, *first and *last refer to the <u>contents</u> of the memory locations held in the variables first and last, respectively.

```
int palindrome(int first, int last) {
                 if ((last - first) < 1) return 1;</pre>
                 else if (*last != *first) return 0;
                 else return (palindrome(++first, --last));
           }
palin:
           $t1,$a1,$a0 # $t1 = (end - begin)
     subu
     slti
           $t0,$t1,1
                         # $t1 < 1 ? If true, set $t0 to 1, else 0
                         # (end - begin) < 1 ?
     beaz
           $t0,elseif
     li
            $v0,1
                         # return 1 (true)
     jr
            $ra
elseif:
     1bu
           $t0,0($a0)
                         # get char at the beginning
                         # get char at the end
     1bu
           $t1,0($a1)
     beq
            $t0,$t1,else # *(begin) != *(end) ?
                         # return 0 (false)
     move
           $v0,$zero
     jr
            $ra
else:
     addiu $sp,$sp,-4
                         # save $ra
            $ra,0($sp)
     SW
     addiu $a0,$a0,1
                         # ++begin
     addiu $a1,$a1,-1
                         # --end
           palin
                         # palin(++begin, --end)
     jal
     lw
            $ra,0($sp)
     addiu $sp,$sp,4
                         # save $ra
     jr
           $ra
```

(ii) (8 points) Assume that a procedure **f** calls another procedure **g** twice as shown in the given high-level code. Procedure **g** expects two **signed** integers to be passed to it as parameters in registers \$a0 and \$a1, and returns a **signed** integer as a result in \$v0. It is not known what **g** does, or which registers are modified by **g**. Assume that the values of **a**, **b**, and **c** are not needed by the procedure calling the procedure **f**. Assume further that before calling procedure **f**, registers \$a0 = a, \$a1 = b, and \$a2 = c, where a, b, and c are **signed** integers. Procedure **f** returns the **signed** integer result in \$v0. Write a MIPS procedure that implements **f**. Use MIPS programming convention in saving and restoring only the necessary register(s) in the procedure.

```
int f(int a, int b, int c) {
                 if (a > c) {
                       int d = g(a, g(a, c));
                 }
                 else {
                       int d = g(c, g(a, c));
                 }
                 return (b + d);
           }
f:
     addiu $sp,$sp,-12 # frame = 12 bytes
           $ra,0($sp)
                        # save $ra
     SW
     SW
           $a1,4($sp)
                        # save argument b
     move $a1,$a2
                        # set 2nd arg. for 1st call to g to be c
           $t0,$a2,$a0 # (a > c) ? If true, set $t0 to 1, else to 0
     slt
                        # If $t0 = 0, then (a \le c) and branch to else
     begz $t0,else
                        # save argument a
     SW
           $a0,8($sp)
                        # call g(a,c) -- 1st call to g
     jal
                        # set 1st arg. for 2nd call to g to be a
     1w
           $a0,8($sp)
                        # set 2nd arg. for 2nd call to g to be g(a,c)
     v0$, move $a
                        # call g(a, g(a,c)) -- 2nd call to g
     jal
     j
                        # go to return code to compute (b + d)
           return
else:
     SW
           $a2,8($sp)
                        # save argument c
                        # call g(a,c) -- 1st call to g
     jal
                        # set 1st arg. for 2nd call to g to be c
     1w
           $a0,8($sp)
                        # set 2nd arg. for 2nd call to g to be g(a,c)
     move
           $a1,$v0
                        # call g(c, g(a,c)) -- 2nd call to g
     jal
return:
           $t0,4($sp)
                        # restore b
     lw
     addu v0,t0,v0 # return v0 = (b + d)
     lw
           $ra,0($sp)
                        # restore $ra
                        # free stack frame
     addiu $sp,$sp,12
           $ra
                        # return to caller
     jr
```

(Q2)

(i) (3 points) Find the <u>decimal value</u> of the following single-precision float:

S	Exponent	Fraction				
1	1000 1011	000 0100 1100 1100 0000 0000				

Sign bit = 1 (negative)
Biased Exponent = 1000 1011 = 139
Exponent Value = 139 - 127 = +12

Value = $-(1.000 \ 0100 \ 1100 \ 0000 \ 0000)_2 \times 2^{+12}$

 $= -(1000010011001.100 0000 0000)_2$

Decimal Value = -4249.5

(ii) (3 points) Find the normalized IEEE 754 single-precision representation of -21.40625.

```
-21.40625 = -10101.01101
```

Normalize: $-21.40625 = -1.010 \ 1011 \ 0100 \ 0000 \ 0000 \ 0000 \times 2^{+4}$

S	Exponent	Fraction				
1	1000 0011	010 1011 0100 0000 0000 0000				

(iii)(5 points) Normalize and Round the given single-precision number with given GRS (Guard, Round, and Sticky) bits using the following four rounding modes. Show the <u>final</u> <u>normalized</u> number and its exponent:

GRS +0.111 1111 1111 1111 1111 1110 × 2⁺¹⁰

Normalize: +1.111 1111 1111 1111 1111 100 × 2⁺⁹

Round towards Zero: +1.111 1111 1111 1111 1111 × 2⁺⁹

Round towards +Infinity: +1.000 0000 0000 0000 0000 × 2⁺¹⁰

Round towards -Infinity: +1.111 1111 1111 1111 1111 × 2⁺⁹

Round towards Nearest Even: +1.000 0000 0000 0000 0000 × 2⁺¹⁰

(iv)(7 points) Given that A and B are single-precision floats, compute the difference A-B. Use rounding to <u>nearest even</u>. Perform the operation using <u>guard</u>, <u>round</u> and <u>sticky</u> bits.

```
A = +1.011 \ 1001 \ 0101 \ 0000 \ 0011 \ 0000 \ \times \ 2^{-3}
B = +1.111 \ 1010 \ 0011 \ 0101 \ 0111 \ 1111 \ \times \ 2^{+2}
```

	1.011	1001	0101	0000	0011	0000	000	x	2-3	
 -	1.111	1010	0011	0101	0111	1111	000	x	2+2	
	00.000	0101	1100	1010	1000	0001	100	x	2+2	(align)
 -	01.111	1010	0011	0101	0111	1111	000	x	2+2	
	00.000	0101	1100	1010	1000	0001	100	x	2 ⁺²	
+	10.000	0101	1100	1010	1000	0001	000	x	2+2	(2's complement)
	10.000	1011	1001	0101	0000	0010	100	x	2+2	
= -	1.111	0100	0110	1010	1111	1101	100	x	2+2	
= -	1.111	0100	0110	1010	1111	1110		x	2+2	(round)

[10 Points]

(Q3)

(i) (4 points) Given that Multiplicand=0111 and Multiplier=1011, using the signed multiplication hardware, show the signed multiplication of Multiplicand by Multiplier. The result of the multiplication should be an 8-bit signed number in HI and LO registers. Show the steps of your work.

Ite	eration	Multiplicand	Sign	Product = HI,LO
0	Initialize	0111		0000 1011
1	$LO[0] = 1 \Rightarrow ADD$		0	0111 1011
	Shift Product = (HI, LO) right 1 bit	0111		0011 110 <mark>1</mark>
2	$LO[0] = 1 \Rightarrow ADD$		0	1010 1101
	Shift Product = (HI, LO) right 1 bit	0111		0101 0110
3	$LO[0] = 0 \Rightarrow Do nothing$		0	0101 0110
	Shift Product = (HI, LO) right 1 bit	0111		0010 1011
4	$LO[0] = 1 \Rightarrow SUB \text{ (ADD 2's compl)}$	1001	1	1011 1011
	Shift Product = (HI, LO) right 1 bit			1101 1101

(ii) (6 points) Given that **Dividend=1001** and **Divisor=0010** are <u>signed 2's complement numbers</u>, show the **signed** division of **Dividend** by **Divisor**. The result of division should be stored in the Remainder and Quotient registers. Show the steps of your work, and show the final result.

Since the Dividend is negative, we take its 2's complement \Rightarrow Dividend = 0111 Sign of <u>Quotient</u> = <u>negative</u>, Sign of <u>Remainder</u> = <u>negative</u>


Ite	eration	Remainder	Quotient	Divisor	Difference
		(HI)	(LO)		
0	Initialize	0000	0111	0010	
1	1: SLL, Difference	0000	1110	0010	1110
	2: Diff < 0 => Do Nothing	0000	1110	0010	
2	1: SLL, Difference	0001	1100	0010	1111
	2: Diff < 0 => Do Nothing	0001	1100	0010	
3	1: SLL, Difference	0011	1000	0010	0001
	2: Rem = Diff, set lsb Quotient	0001	1001	0010	
4	1: SLL, Difference	0011	0010	0010	0001
	2: Rem = Diff, set lsb Quotient	0001	0011	0010	


Quotient = **1101**


Remainder = 1111

[24 Points]

(Q4) Consider the single-cycle datapath and control given below along with ALU and Next PC blocks design for the MIPS processor implementing a subset of the instruction set:








Details of Next PC

(i) (5 points) Show the control signals generated for the execution of the following instructions by filling the table given below:

Op	RegDst	RegWrite	ExtOp	ALUSrc	ALUOp	Beq	Bne	J	MemRead	MemWrite	MemtoReg
R-type	1 = Rd	1	х	0=BusB	R-type	0	0	0	0	0	0
xori	0 = Rt	1	0=zero	1=lmm	XOR	0	0	0	0	0	0
lw	0 = Rt	1	1=sign	1=lmm	ADD	0	0	0	1	0	1
bne	х	0	х	0=BusB	SUB	0	1	0	0	0	х
j	х	0	х	х	х	0	0	1	0	0	х


(ii) (4 points) Show the block diagram for designing the control unit for this CPU and show the logic gates or equations for the control signals **RegDst**, **RegWrite** and **ExtOp** based on these instructions. Assume that the opcode of these instructions is a 6-bit opcode such that the opcode for R-type instructions is 0, the opcode for xori is 1, the opcode for lw is 2, and so on for the rest of the instructions.



(iii) (12 points) We wish to add the following instructions to the MIPS single-cycle datapath. Add any necessary datapath modifications and control signals needed for the implementation of these instructions. Show only the <u>modified</u> and <u>added</u> components to the datapath.


a. srl

For the srl instruction, examining the ALU one can see that the shift amont is coming through the A-input of the ALU and the operand to be shifted comes through the B input of the ALU. Thus, we need-to add a MUX on the A-input to select between the output of a register and the immediate values. This MUX needs to select only between the least significant 5 bits of BusA and bits 6 to 10 from Imm16. The modified part in the datapath is shown below:



b. lui

For this instruction, the shift amount is 16 and the operand to be shifted is the immediate value selected on the B-input of the ALU. Thus, we need to add another MUX to select the shift amount as 16 for this instruction. The modified parts of the datapath to support the execution of this instruction is given below:




c. bgtz

Since the first source operand specified by RS comes on BusA and the second operand which is the Zero register specified by the RT filed comes on BusB, all we need is to get the operand on BusA to appear at the output of the ALU as we just need to check the sign bit (i.e. most significant bit of the result).


Performing an addition, subtraction, xoring, oring operations will work. Let us assume that we will do an ALU addition operation.


To check that the result is greater than 0, we need to check that the sign bit is 0 and that the result is not equal to zero. Thus, the changes needed to be done are in the NextPC block as shown below:



d. jal

This instruction is similar to the jump instruction (J) with the difference that register \$31 should be loaded with the incremented PC value. Thus, we need to add a MUX at the input of RW input to the register file to select the value 31 when executing this instruction. We also need to add a MUX at the input of BusW in the register file to select the incremented PC value to be loaded instead of the value coming from the output of the data memory MUX. In addition, we need to make changes to the NextPC block to perform the same operation needed by the J instruction for Jal instruction. These changes are shown below:





e. lwi; This is a new instruction with the following format: lwi Rt, imm¹⁶. Rt = MEMORY[imm¹⁶]. Assume that imm¹⁶ will be zero extended.

For this instruction, the address for memory access should be loaded from the immediate value. Thus, we need to add a MUX at the input of the Data Memory unit to select between the ALU output and the output of the Extend unit.

(iv) (3 points) Suppose that you are asked to reduce the clock cycle of this CPU. What changes in the instruction set and the resulting CPU design you would do to achieve this goal? Clearly explain your solution and show the added changes in the CPU circuit design.

We will change the format of the load and store instructions so that the address is specified by a register only without a displacement. This will make the data memory unit to be accessed directly after the register file access without the need to wait for the ALU to finish. Thus, the changes in the design will be having the Data Memory with inputs for the address input connected to BusA instead of the ALU and the data input to remain connected to BusB.

MIPS Instructions:

Inst	ruction	R-Type Format						
add	\$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x20
addu	\$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x21
sub	\$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x22
subu	\$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x23

Ins	truction	Meaning	R-Type Format						
and	\$s1, \$s2, \$s3	\$s1 = \$s2 & \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x24	
or	\$s1, \$s2, \$s3	\$s1 = \$s2 \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x25	
XOL	\$s1, \$s2, \$s3	\$s1 = \$s2 ^ \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x26	
nor	\$s1, \$s2, \$s3	\$s1 = ~(\$s2 \$s3)	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x27	

Inst	ruction	Meaning	R-Type Format					
sll	\$s1,\$s2,10	\$s1 = \$s2 << 10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 0
srl	\$s1,\$s2,10	\$s1 = \$s2>>>10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 2
sra	\$s1, \$s2, 10	\$s1 = \$s2 >> 10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 3
sllv	\$s1,\$s2,\$s3	\$s1 = \$s2 << \$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 4
srlv	\$s1,\$s2,\$s3	\$s1 = \$s2>>>\$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 6
srav	\$s1,\$s2,\$s3	\$s1 = \$s2 >> \$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 7

Instru	uction	Meaning	I-Type Format					
addi	\$s1, \$s2, 10	\$s1 = \$s2 + 10	op = 0x8	rs = \$s2	rt = \$s1	imm ¹⁶ = 10		
addiu	\$s1, \$s2, 10	\$s1 = \$s2 + 10	op = 0x9	rs = \$s2	rt = \$s1	imm ¹⁶ = 10		
andi	\$s1, \$s2, 10	\$s1 = \$s2 & 10	op = 0xc	rs = \$s2	rt = \$s1	imm ¹⁶ = 10		
ori	\$s1, \$s2, 10	\$s1 = \$s2 10	op = 0xd	rs = \$s2	rt = \$s1	imm ¹⁶ = 10		
xori	\$s1, \$s2, 10	\$s1 = \$s2 ^ 10	op = 0xe	rs = \$s2	rt = \$s1	imm ¹⁶ = 10		
lui	\$s1, 10	\$s1 = 10 << 16	op = 0xf	0	rt = \$s1	imm ¹⁶ = 10		

Instruction		Meaning	Format				
j	label	jump to label	op6 = 2	imm ²⁶			
beq	rs, rt, label	branch if (rs == rt)	op6 = 4	rs ⁵	rt ⁵	imm ¹⁶	
bne	rs, rt, label	branch if (rs != rt)	op6 = 5	rs ⁵	rt ⁵	imm ¹⁶	
blez	rs, label	branch if (rs<=0)	op6 = 6	rs ⁵	0	imm ¹⁶	
bgtz	rs, label	branch if (rs > 0)	op6 = 7	rs ⁵	0	imm ¹⁶	
bltz	rs, label	branch if (rs < 0)	op6 = 1	rs ⁵	0	imm ¹⁶	
bgez	rs, label	branch if (rs>=0)	op6 = 1	rs ⁵	1	imm ¹⁶	

Instruction		Meaning	Format					
slt	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>op6 = 0</td><td>rs⁵</td><td>rt⁵</td><td>rd⁵</td><td>0</td><td>0x2a</td></rt?1:0)<>	op6 = 0	rs ⁵	rt ⁵	rd ⁵	0	0x2a
sltu	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>op6 = 0</td><td>rs⁵</td><td>rt⁵</td><td>rd⁵</td><td>0</td><td>0x2b</td></rt?1:0)<>	op6 = 0	rs ⁵	rt ⁵	rd ⁵	0	0x2b
slti	rt, rs, imm ¹⁶	rt=(rs <imm?1:0)< td=""><td>0xa</td><td>rs⁵</td><td>rt⁵</td><td colspan="2">imm¹⁶</td><td>16</td></imm?1:0)<>	0xa	rs ⁵	rt ⁵	imm ¹⁶		16
sltiu	rt, rs, imm ¹⁶	rt=(rs <imm?1:0)< td=""><td>0xb</td><td>rs⁵</td><td>rt⁵</td><td colspan="2">imm¹⁶</td><td>16</td></imm?1:0)<>	0xb	rs ⁵	rt ⁵	imm ¹⁶		16

Instruction		Meaning	I-Type Format			ormat
lb	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x20	rs ⁵	rt ⁵	imm ¹⁶
lh	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x21	rs ⁵	rt ⁵	imm ¹⁶
lw	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x23	rs ⁵	rt ⁵	imm ¹⁶
lbu	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x24	rs ⁵	rt ⁵	imm ¹⁶
lhu	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x25	rs ⁵	rt ⁵	imm ¹⁶
sb	rt, imm ¹⁶ (rs)	MEM[rs+imm ¹⁶] = rt	0x28	rs ⁵	rt ⁵	imm ¹⁶
sh	rt, imm ¹⁶ (rs)	MEM[rs+imm ¹⁶] = rt	0x29	rs ⁵	rt ⁵	imm ¹⁶
sw	rt, imm ¹⁶ (rs)	MEM[rs+imm16] = rt	0x2b	rs ⁵	rt ⁵	imm ¹⁶

Instruction		Meaning	Format					
jal	label	\$31=PC+4, jump	op6 = 3	imm ²⁶				
jr	Rs	PC = Rs	op6 = 0	rs ⁵	0	0	0	8
jalr	Rd, Rs	Rd=PC+4, PC=Rs	op6 = 0	rs ⁵	0	rd ⁵	0	9

Instruction	Meaning		Format					
mult Rs, Rt	Hi, Lo = $Rs \times Rt$	$op^6 = 0$	Rs ⁵	Rt⁵	0	0	0x18	
multu Rs, Rt	Hi, Lo = $Rs \times Rt$	op6 = 0	Rs ⁵	Rt⁵	0	0	0x19	
mul Rd, Rs, Rt	$Rd = Rs \times Rt$	0x1c	Rs ⁵	Rt⁵	Rd⁵	0	0x02	
div Rs, Rt	Hi, Lo = Rs / Rt	op6 = 0	Rs ⁵	Rt⁵	0	0	0x1a	
divu Rs, Rt	Hi, Lo = Rs / Rt	op6 = 0	Rs ⁵	Rt⁵	0	0	0x1b	
mfhi Rd	Rd = Hi	op6 = 0	0	0	Rd ⁵	0	0x10	
mflo Rd	Rd = Lo	op6 = 0	0	0	Rd⁵	0	0x12	