# COE 301 COMPUTER ORGANIZATION <br> ICS 233: COMPUTER ARCHITECTURE \& ASSEMBLY LANGUAGE <br> Term 171 (Fall 2017-2018) <br> Major Exam 2 <br> Saturday Dec. 2, 2017 

Time: 150 minutes, Total Pages: 14

Name: $\qquad$ ID: $\qquad$ Section: $\qquad$

Notes:

- Do not open the exam book until instructed
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

| Question | Max Points | Score |
| :---: | :---: | :---: |
| Q1 | $\mathbf{1 8}$ |  |
| Q2 | $\mathbf{1 8}$ |  |
| Q3 | $\mathbf{1 0}$ |  |
| Q4 | $\mathbf{2 4}$ |  |
| Total | $\mathbf{7 0}$ |  |

## (Q1)

(i) (10 points) A palindrome text is a text that reads the same backward or forward. For example, both abcdcba and abcddcba are palindrome texts. Write a recursive MIPS procedure that implements the following high-level palindrome procedure code using minimal instructions. The palindrome procedure should test if a text is palindrome or not. Assume the text to be tested is currently in the memory. Assume further that before calling the palindrome procedure, the $\$ \mathrm{a0}$ and $\$ \mathrm{a} 1$ registers already contain the memory addresses of the first and the last characters of the text held in the memory, respectively. The palindrome procedure returns $\mathbf{1}$ in register $\$ v 0$ if the text is palindrome, and returns 0 in register $\$ \mathrm{v} 0$ if the text is not palindrome. Use MIPS programming convention in saving and restoring only the necessary register(s) in the procedure. Note that the variables first and last in the high-level procedure code refer to the memory locations of the first and the last characters of the text, respectively. On the other hand, *first and *last refer to the contents of the memory locations held in the variables first and last, respectively.

```
int palindrome(int first, int last) {
    if ((last - first) < 1) return 1;
    else if (*last != *first) return 0;
    else return (palindrome(++first, --last));
}
```

palin:
subu \$t1,\$a1,\$a0 \# \$t1 = (end - begin)
slti \$t0,\$t1,1 \# \$t1 < 1 ? If true, set \$t0 to 1 , else 0
beqz \$t0,elseif \# (end - begin) < 1 ?
li \$ve,1 \# return 1 (true)
jr \$ra
elseif:
lbu \$t0,0(\$a0) \# get char at the beginning
lbu \$t1,0(\$a1) \# get char at the end
beq \$t0,\$t1,else \# *(begin) != *(end) ?
move \$v0,\$zero \# return 0 (false)
jr \$ra
else:
addiu \$sp,\$sp,-4 \# save \$ra
sw \$ra,0(\$sp)
addiu \$a0,\$a0,1 \# ++begin
addiu \$a1,\$a1,-1 \# --end
jal palin \# palin(++begin, --end)
lw $\$ r a, 0(\$ s p)$
addiu \$sp,\$sp,4 \# save \$ra
jr \$ra
(ii) ( $\mathbf{8}$ points) Assume that a procedure $\mathbf{f}$ calls another procedure $\mathbf{g}$ twice as shown in the given high-level code. Procedure g expects two signed integers to be passed to it as parameters in registers $\$ \mathrm{a0}$ and $\$ \mathrm{a} 1$, and returns a signed integer as a result in $\$ \mathrm{v} 0$. It is not known what $\mathbf{g}$ does, or which registers are modified by $\mathbf{g}$. Assume that the values of $\mathbf{a}, \mathbf{b}$, and $\mathbf{c}$ are not needed by the procedure calling the procedure $f$. Assume further that before calling procedure $\mathbf{f}$, registers $\$ \mathbf{a 0}=\mathbf{a}, \$ \mathbf{a} \mathbf{1}=\mathbf{b}$, and $\$ \mathbf{a 2}=\mathbf{c}$, where $\mathbf{a}, \mathbf{b}$, and $\mathbf{c}$ are signed integers. Procedure $f$ returns the signed integer result in $\$ v 0$. Write a MIPS procedure that implements $\boldsymbol{f}$. Use MIPS programming convention in saving and restoring only the necessary register(s) in the procedure.

```
int f(int a, int b, int c) {
    if (a > c) {
            int d = g(a, g(a, c));
    }
    else {
        int d = g(c, g(a, c));
    }
    return (b + d);
}
```

f:

```
    addiu $sp,$sp,-12 # frame = 12 bytes
sw $ra,0($sp) # save $ra
sw $a1,4($sp) # save argument b
move $a1,$a2 # set 2nd arg. for 1st call to g to be c
slt $t0,$a2,$a0 # (a > c) ? If true, set $t0 to 1, else to 0
beqz $t0,else # If $t0 = 0, then (a \leq c) and branch to else
sw $a0,8($sp) # save argument a
jal g # call g(a,c) -- 1st call to g
lw $a0,8($sp) # set 1st arg. for 2nd call to g to be a
move $a1,$v0 # set 2nd arg. for 2nd call to g to be g(a,c)
jal g # call g(a,g(a,c)) -- 2nd call to g
j return # go to return code to compute (b + d)
sw $a2,8($sp) # save argument c
jal g # call g(a,c) -- 1st call to g
lw $a0,8($sp) # set 1st arg. for 2nd call to g to be c
move $a1,$v0 # set 2nd arg. for 2nd call to g to be g(a,c)
jal g # call g(c, g(a,c)) -- 2nd call to g
lw $t0,4($sp) # restore b
addu $v0,$t0,$v0 # return $v0 = (b + d)
lw $ra,0($sp) # restore $ra
addiu $sp,$sp,12 # free stack frame
jr $ra # return to caller
```

else:
return:
(Q2)
(i) (3 points) Find the decimal value of the following single-precision float:

| S | Exponent | Fraction |
| :---: | :---: | :---: |
| 1 | 10001011 | $000 \quad 010011001100 \quad 0000 \quad 0000$ |


| Sign bit | $=1$ (negative) |
| :--- | :--- |
| Biased Exponent | $=10001011=139$ |
| Exponent Value | $=139-127=+12$ |
| Value | $=-(1.000010011001100 \quad 00000000)_{2} \times 2^{+12}$ |
|  | $=-(1000010011001.10000000000)_{2}$ |
| Decimal Value | $=-4249.5$ |

(ii) (3 points) Find the normalized IEEE 754 single-precision representation of $\mathbf{- 2 1 . 4 0 6 2 5}$.
$-21.40625=-10101.01101$
Normalize: -21.40625 = -1.010 $10110100000000000000 \times 2^{+4}$

| S | Exponent | Fraction |
| :--- | :---: | :---: |
| 1 | $1000 \quad 0011$ | $0101011 \quad 01000000 \quad 0000 \quad 0000$ |

(iii)(5 points) Normalize and Round the given single-precision number with given GRS (Guard, Round, and Sticky) bits using the following four rounding modes. Show the final normalized number and its exponent:

(iv)(7 points) Given that $\mathbf{A}$ and $\mathbf{B}$ are single-precision floats, compute the difference $\mathbf{A} \mathbf{- B}$. Use rounding to nearest even. Perform the operation using guard, round and sticky bits.

```
    A = +1.011 100101010000 00110000 < 2-3
    B = +1.111 1010001101010111 1111 < 2+2
```

|  | 1.011 | 1001 | 0101 | 0000 | 0011 | 0000 | 000 | $\times$ | $2^{-3}$ |
| :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | 1.111 | 1010 | 0011 | 0101 | 0111 | 1111 | 000 | $\times$ | $2^{+2}$ |

(Q3)
(i) (4 points) Given that Multiplicand=0111 and Multiplier=1011, using the signed multiplication hardware, show the signed multiplication of Multiplicand by Multiplier. The result of the multiplication should be an 8 -bit signed number in HI and LO registers. Show the steps of your work.

| Iteration |  | Multiplicand | Sign | Product $=$ HI,LO |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Initialize | 0111 |  | 00001011 |
| 1 | LO[0] = 1 => ADD |  | 0 | 01111011 |
|  | Shift Product = (HI, LO) right 1 bit | 0111 |  | 00111101 |
| 2 | LO[0] = 1 => ADD |  | 0 | 10101101 |
|  | Shift Product = (HI, LO) right 1 bit | 0111 |  | 01010110 |
| 3 | LO[0] $=0=>$ Do nothing |  | 0 | 01010110 |
|  | Shift Product = (HI, LO) right 1 bit | 0111 |  | 00101011 |
| 4 | LO[0] = 1 => SUB (ADD 2's compl) | 1001 | 1 | 10111011 |
|  | Shift Product $=(\mathrm{HI}, \mathrm{LO})$ right 1 bit |  |  | 11011101 |

(ii) (6 points) Given that Dividend=1001 and Divisor=0010 are signed 2's complement numbers, show the signed division of Dividend by Divisor. The result of division should be stored in the Remainder and Quotient registers. Show the steps of your work, and show the final result.

Since the Dividend is negative, we take its 2 's complement $\Rightarrow$ Dividend $=0111$ Sign of Quotient $=$ negative, Sign of $\underline{\text { Remainder }}=$ negative

| Iteration |  | Remainder <br> (HI) | Quotient <br> (LO) | Divisor | Difference |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 0 | Initialize | 0000 | 0111 | 0010 |  |
| 1 | 1: SLL, Difference | 0000 | 1110 | 0010 | 1110 |
|  | 2: Diff < 0 => Do Nothing | 0000 | 1110 | 0010 |  |
| 2 | 1: SLL, Difference | 0001 | 1100 | 0010 | 1111 |
|  | 2: Diff < 0 => Do Nothing | 0001 | 1100 | 0010 |  |
| 3 | 1: SLL, Difference | 0011 | 1000 | 0010 | 0001 |
|  | 2: Rem = Diff, set lsb Quotient | 0001 | 1001 | 0010 |  |
| 4 | 1: SLL, Difference | 0011 | 0010 | 0010 | 0001 |
|  | 2: Rem = Diff, set lsb Quotient | 0001 | 0011 | 0010 |  |

Quotient $=1101$
Remainder $=1111$
(Q4) Consider the single-cycle datapath and control given below along with ALU and Next PC blocks design for the MIPS processor implementing a subset of the instruction set:



Details of Next PC
(i) ( 5 points) Show the control signals generated for the execution of the following instructions by filling the table given below:

| Op | RegDst | RegWrite | ExtOp | ALUSrc | ALUOp | Beq | Bne | J | MemRead | MemWrite | MemtoReg |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R-type | $1=\mathrm{Rd}$ | 1 | x | $0=$ BusB | R-type | 0 | 0 | 0 | 0 | 0 | 0 |
| xori | $0=\mathrm{Rt}$ | 1 | $0=$ zero | $1=\operatorname{Imm}$ | XOR | 0 | 0 | 0 | 0 | 0 | 0 |
| lw | $0=R \mathrm{Rt}$ | 1 | $1=\operatorname{sign}$ | $1=\operatorname{Imm}$ | ADD | 0 | 0 | 0 | 1 | 0 | 1 |
| bne | x | 0 | x | $0=\mathrm{BusB}$ | SUB | 0 | 1 | 0 | 0 | 0 | x |
| j | x | 0 | x | x | x | 0 | 0 | 1 | 0 | 0 | x |

(ii) (4 points) Show the block diagram for designing the control unit for this CPU and show the logic gates or equations for the control signals RegDst, RegWrite and $\mathbf{E x t O p}$ based on these instructions. Assume that the opcode of these instructions is a 6 -bit opcode such that the opcode for R-type instructions is 0 , the opcode for xori is 1 , the opcode for $l \mathrm{lw}$ is 2 , and so on for the rest of the instructions.

(iii) ( $\mathbf{1 2}$ points) We wish to add the following instructions to the MIPS single-cycle datapath. Add any necessary datapath modifications and control signals needed for the implementation of these instructions. Show only the modified and added components to the datapath.
a. srl

For the srl instruction, examining the ALU one can see that the shift amont is coming through the A-input of the ALU and the operand to be shifted comes through the B input of the ALU. Thus, we need-to add a MUX on the A-input to select between the output of a register and the immediate values. This MUX needs to select only between the least significant 5 bits of BusA and bits 6 to 10 from Imm16. The modified part in the datapath is shown below:

b. lui

For this instruction, the shift amount is 16 and the operand to be shifted is the immediate value selected on the B-input of the ALU. Thus, we need to add another MUX to select the shift amount as 16 for this instruction. The modified parts of the datapath to support the execution of this instruction is given below:

c. bgtz

Since the first source operand specified by RS comes on BusA and the second operand which is the Zero register specified by the RT filed comes on BusB, all we need is to get the operand on BusA to appear at the output of the ALU as we just need to check the sign bit (i.e. most significant bit of the result).

Performing an addition, subtraction, xoring, oring operations will work. Let us assume that we will do an ALU addition operation.

To check that the result is greater than 0 , we need to check that the sign bit is 0 and that the result is not equal to zero. Thus, the changes needed to be done are in the NextPC block as shown below:

d. jal

This instruction is similar to the jump instruction (J) with the difference that register $\$ 31$ should be loaded with the incremented PC value. Thus, we need to add a MUX at the input of RW input to the register file to select the value 31 when executing this instruction. We also need to add a MUX at the input of BusW in the register file to select the incremented PC value to be loaded instead of the value coming from the output of the data memory MUX. In addition, we need to make changes to the NextPC block to perform the same operation needed by the J instruction for Jal instruction. These changes are shown below:

e. lwi; This is a new instruction with the following format: lwi Rt, $\mathrm{imm}^{16}$. $\mathrm{Rt}=$ MEMORY $\left[\mathrm{imm}^{16}\right]$. Assume that $\mathrm{imm}{ }^{16}$ will be zero extended.

For this instruction, the address for memory access should be loaded from the immediate value. Thus, we need to add a MUX at the input of the Data Memory unit to select between the ALU output and the output of the Extend unit.
(iv) ( $\mathbf{3}$ points) Suppose that you are asked to reduce the clock cycle of this CPU. What changes in the instruction set and the resulting CPU design you would do to achieve this goal? Clearly explain your solution and show the added changes in the CPU circuit design.

We will change the format of the load and store instructions so that the address is specified by a register only without a displacement. This will make the data memory unit to be accessed directly after the register file access without the need to wait for the ALU to finish. Thus, the changes in the design will be having the Data Memory with inputs for the address input connected to BusA instead of the ALU and the data input to remain connected to BusB.

## MIPS Instructions:

| Instruction | Meaning | R-Type Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| add \$s1, \$s2, \$s3 | \$s1 = \$s2 + \$s3 | op $=0$ | rs = \$s2 | rt = \$s3 | rd = \$s1 | sa $=0$ | $\mathrm{f}=0 \times 20$ |
| addu \$s1, \$s2, \$s3 | \$s1 = \$s2 + \$ s3 | op $=0$ | rs = \$s2 | $\mathrm{t}=$ \$s3 | rd $=$ \$s1 | sa $=0$ | $\mathrm{f}=0 \times 21$ |
| sub \$s1, \$s2, \$s3 | \$ 1 1 \$ s2 - \$ s 3 | op $=0$ | rs = \$s2 | $\mathrm{t}=$ \$s3 | rd $=$ \$s1 | sa $=0$ | $\mathrm{f}=0 \times 22$ |
| subu \$s1, \$s2, \$s3 | \$s1 = \$s2-\$s3 | op = 0 | rs = \$s2 | rt = \$s3 | rd $=$ \$s1 | sa $=0$ | $\mathrm{f}=0 \times 23$ |


| Instruction | Meaning | R-Type Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| and \$s1, \$s2, \$s3 | \$s1 = \$s2 \& \$s3 | op = 0 | $\mathrm{rs}=\$ \mathrm{~s} 2$ | $\mathrm{rt}=$ \$s3 | rd = \$s1 | sa = 0 | $\mathrm{f}=0 \times 24$ |
| or \$s1, \$s2, \$s3 | \$s1 = \$s2\| \$s3 | op = 0 | $\mathrm{rs}=\$ \mathrm{~s} 2$ | $\mathrm{rt}=$ \$s3 | $\mathrm{rd}=\$ \mathrm{~s} 1$ | sa=0 | $f=0 \times 25$ |
| xor \$s1, \$s2, \$s3 | \$s1 = \$s2 ${ }^{\wedge}$ \$ $3^{3}$ | op = 0 | rs = \$s2 | $\mathrm{rt}=\$ \mathrm{~s} 3$ | $\mathrm{rd}=\$ \mathrm{~s} 1$ | sa $=0$ | $f=0 \times 26$ |
| nor \$s1, \$s2, \$s3 | \$s1 = ~(\$s2\|\$s3) | op $=0$ | $\mathrm{rs}=\$ \mathrm{~s} 2$ | $\mathrm{rt}=\$ \mathrm{~s} 3$ | $\mathrm{rd}=\$ \mathrm{~s} 1$ | sa $=0$ | $f=0 \times 27$ |


|  | ction | Meaning | R-Type Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sll | \$s1,\$s2,10 | \$s1 = \$s2 << 10 | $\mathrm{op}=0$ | rs = 0 | $\mathrm{rt}=$ \$s2 | rd = \$s1 | sa $=10$ | $\mathrm{f}=0$ |
| Srl | \$s1,\$s2,10 | \$s1 = \$s2>>>10 | op $=0$ | rs =0 | $\mathrm{rt}=$ \$s2 | rd = \$s1 | sa=10 | $\mathrm{f}=2$ |
| sra | \$s1, \$s2, 10 | \$ 1 1 \$ s2 >> 10 | op $=0$ | rs = 0 | $\mathrm{rt}=$ \$s2 | rd = \$s1 | sa $=10$ | $\mathrm{f}=3$ |
| sllv | \$s1,\$s2,\$s3 | \$s1 = \$s2 << \$s3 | $\mathrm{op}=0$ | rs = \$s3 | rt = \$s2 | rd = \$s1 | sa=0 | $\mathrm{f}=4$ |
| srlv | \$s1,\$s2,\$s3 | \$s1 = \$s2>>>\$s3 | op $=0$ | rs = \$s3 | rt = \$s2 | rd = \$s1 | sa=0 | $\mathrm{f}=6$ |
| srav | \$s1,\$s2,\$s3 | \$s1 = \$s2 >> \$s3 | op $=0$ | rs = \$s3 | rt = \$s2 | rd = \$s1 | sa $=0$ | $\mathrm{f}=7$ |


| Instruction | Meaning | I-Type Format |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| addi \$s1, \$s2, 10 | \$s1 = \$s2 + 10 | $\mathrm{op}=0 \times 8$ | rs = \$s2 | $\mathrm{rt}=$ \$s1 | $\mathrm{imm}^{16}=10$ |
| addiu \$s1, \$s2, 10 | \$s1 = \$s2 + 10 | op $=0 \times 9$ | rs = \$s2 | $\mathrm{rt}=$ \$s1 | $\mathrm{imm}^{16}=10$ |
| andi \$s1, \$s2, 10 | \$s1 = \$s2 \& 10 | op $=0 \mathrm{xc}$ | rs $=$ \$s2 | $\mathrm{rt}=$ \$s1 | $\mathrm{imm}^{16}=10$ |
| ori \$s1, \$s2, 10 | \$s1 = \$s2\| 10 | op $=0 \times \mathrm{d}$ | rs = \$s2 | $\mathrm{rt}=$ \$s1 | $\mathrm{imm}^{16}=10$ |
| xori \$s1, \$s2, 10 | \$s1 = \$s2^ 10 | op $=0 \mathrm{xe}$ | rs = \$s2 | $\mathrm{rt}=$ \$s1 | $\mathrm{imm}{ }^{16}=10$ |
| lui \$s1, 10 | \$s1 = $10 \ll 16$ | $\mathrm{op}=0 \mathrm{xf}$ | 0 | $\mathrm{rt}=$ \$s1 | $\mathrm{imm}^{16}=10$ |


| Instruction | Meaning | Format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| j label | jump to label | $o p^{6}=2$ | imm ${ }^{26}$ |  |  |  |
| beq rs, rt, label | branch if (rs == rt) | $o p^{6}=4$ | $\mathrm{rs}^{5}$ | $\mathrm{r}^{5}$ | imm ${ }^{16}$ |  |
| bne rs, rt, label | branch if (rs != rt) | $\mathrm{op}^{6}=5$ | $\mathrm{rs}^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |  |
| blez rs, label | branch if ( $\mathrm{rs}<=0$ ) | op ${ }^{6}=6$ | $\mathrm{rs}^{5}$ | 0 | imm ${ }^{16}$ |  |
| bgtz rs, label | branch if ( $\mathrm{rs}>0$ ) | $\mathrm{op}^{6}=7$ | $\mathrm{rs}^{5}$ | 0 | imm ${ }^{16}$ |  |
| bltz rs, label | branch if ( $\mathrm{rs}<0$ ) | $\mathrm{op}^{6}=1$ | $\mathrm{rs}^{5}$ | 0 | imm ${ }^{16}$ |  |
| bgez rs, label | branch if ( $\mathrm{rs}>=0$ ) | $o p^{6}=1$ | $\mathrm{rs}^{5}$ | 1 | imm ${ }^{16}$ |  |
| Instruction | Meaning | Format |  |  |  |  |
| slt rd, rs, it | rd=( $\mathrm{rs}<\mathrm{rt}$ ?1:0) | $\mathrm{op}^{6}=0$ | rs ${ }^{5}$ | rt ${ }^{5}$ | $\mathrm{rd}^{5}$ | 0 |
| sltu rd, rs, it | $\mathrm{rd}=(\mathrm{rs}<\mathrm{rt}$ ?1:0) | $o p^{6}=0$ | rs ${ }^{5}$ | rt ${ }^{5}$ | rd5 | 0 0x2b |
| ¢siti $\quad \mathrm{rt}, \mathrm{rs}, \mathrm{imm}{ }^{16}$ | $\mathrm{rt}=(\mathrm{rs}<\mathrm{imm}$ ?1:0) | Oxa | rs ${ }^{5}$ | rt ${ }^{5}$ | imm ${ }^{16}$ |  |
| siliu rt, rs, imm ${ }^{16}$ | $\mathrm{rt}=(\mathrm{rs}<\mathrm{imm}$ ?1:0) | Oxb | rs ${ }^{5}$ | rt ${ }^{5}$ | imm ${ }^{16}$ |  |


| Instruction | Meaning | I-Type Format |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| lb rt, imm ${ }^{16}$ (rs) | rt = MEM[rs+imm ${ }^{16}$ ] | 0x20 | $\mathrm{rs}^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |
| $\mathrm{lh} \quad \mathrm{rt}, \mathrm{imm}{ }^{16}(\mathrm{rs})$ | rt = MEM[rs+imm ${ }^{16}$ ] | $0 \times 21$ | $\mathrm{rs}^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |
| lw $\mathrm{rt}, \mathrm{imm}{ }^{16}$ (rs) | rt = MEM[rs+imm ${ }^{16}$ ] | $0 \times 23$ | $\mathrm{rs}^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |
| lbu rt , imm ${ }^{16}$ (rs) | rt = MEM[rs+imm ${ }^{16}$ ] | 0x24 | $\mathrm{rs}^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |
| lhu $\mathrm{rt}, \mathrm{imm}{ }^{16}$ (rs) | rt $=$ MEM[rs+imm ${ }^{16}$ ] | 0x25 | $\mathrm{rs}^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |
| sb $\mathrm{rt}, \mathrm{imm}{ }^{16}(\mathrm{rs})$ | MEM[rs+imm ${ }^{16}$ ] $=$ rt | 0x28 | $\mathrm{rs}^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |
| sh $\mathrm{rt}, \mathrm{imm}{ }^{16}$ (rs) | MEM[rs+imm ${ }^{16}$ ] $=$ rt | 0x29 | $\mathrm{rs}^{5}$ | rt5 | imm ${ }^{16}$ |
| sw rt, imm ${ }^{16}$ (rs) | MEM[rs+imm ${ }^{16}$ ] rt | 0x2b | $\mathrm{rs}^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |


| Instruction | Meaning |  | Format |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| jal | label | $\$ 31=P C+4$, jump | $o p^{6}=3$ | imm $^{26}$ |  |  |  |  |
| jr | Rs | PC $=$ Rs | $o p^{6}=0$ | rs $^{5}$ | 0 | 0 | 0 | 8 |
| jalr | Rd, Rs | Rd=PC+4, PC=Rs | $o p^{6}=0$ | rs $^{5}$ | 0 | $\mathrm{rd}^{5}$ | 0 | 9 |


| Instruction | Meaning | Format |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mult Rs, Rt | $\mathrm{Hi}, \mathrm{Lo}=\mathrm{Rs} \times \mathrm{Rt}$ | $\mathrm{op}^{6}=0$ | $\mathrm{Rs}^{5}$ | $\mathrm{Rt}^{5}$ | 0 | 0 | $0 \times 18$ |
| multu Rs, Rt | $\mathrm{Hi}, \mathrm{Lo}=\mathrm{Rs} \times \mathrm{Rt}$ | $\mathrm{op}^{6}=0$ | $\mathrm{Rs}^{5}$ | $\mathrm{Rt}^{5}$ | 0 | 0 | $0 \times 19$ |
| mul Rd, Rs, Rt | $\mathrm{Rd}=\mathrm{Rs} \times \mathrm{Rt}$ | $0 \times 1 \mathrm{c}$ | $\mathrm{Rs}^{5}$ | $\mathrm{Rt}^{5}$ | $\mathrm{Rd}^{5}$ | 0 | $0 \times 02$ |
| div Rs, Rt | $\mathrm{Hi}, \mathrm{Lo}=\mathrm{Rs} / \mathrm{Rt}$ | $\mathrm{op}^{6}=0$ | $\mathrm{Rs}^{5}$ | $\mathrm{Rt}^{5}$ | 0 | 0 | $0 \times 1 \mathrm{a}$ |
| divu Rs, Rt | $\mathrm{Hi}, \mathrm{Lo}=\mathrm{Rs} / \mathrm{Rt}$ | $\mathrm{op}^{6}=0$ | $\mathrm{Rs}^{5}$ | $\mathrm{Rt}^{5}$ | 0 | 0 | $0 \times 1 \mathrm{~b}$ |
| mfhi Rd | $\mathrm{Rd}=\mathrm{Hi}$ | $\mathrm{op}^{6}=0$ | 0 | 0 | $\mathrm{Rd}^{5}$ | 0 | $0 \times 10$ |
| mflo Rd | $\mathrm{Rd}=\mathrm{Lo}$ | $\mathrm{op}^{6}=0$ | 0 | 0 | $\mathrm{Rd}^{5}$ | 0 | $0 \times 12$ |

