
COE 301/ICS 233, Term 161 Computer Architecture & Assembly Language HW# 4 Solution

Q.1. You are required to design a combinational logic block to be used for implementing the SLL instruction for shifting an operand left by a maximum of 31 bits. Assume that the shifter will get the operand to be shifted along with the 5 bits that determine the shift amount. Design the left shifter to minimize its area and delay. Hint: use 4x1 MUXs and 2x1 MUX to implement the left shifter.

Let us assume that the input to be shifted is X[31:0] and the shift amount is specified by S[4:0]. Let us also assume that the signal Z[15:0] is connected to GND. Then, the design of the shifter is as shown below. Note the first stage MUX allows no shifting or shifting by 1, 2 or 3. The second stage MUX allows either no shifting or shifting by 4, 8, or 12 and the last stage MUX allows no shifting or shifting by 16.



- **Q.2.** Describe the effect that a single stuck-at-0 fault (i.e., the signal is always 0 regardless of what it should be) would have for the signals shown below, in the single cycle Datapath. Which instructions, if any, will not work correctly? Explain why. Consider each of the following faults separately:
 - (i) RegWrite = 0
 - (ii) RegDst = 0
 - (iii) ALUSrc = 0
 - (iv) MemtoReg = 0

In order to find the effect of these faults, we need to examine the control table given below:

Op	RegDst	RegWrite	ExtOp	ALUSrc	ALUOp	Beq	Bne	J	MemRead	MemWrite	MemtoReg
R-type	1 = Rd	1	Х	0=BusB	R-type	0	0	0	0	0	0
Addi	$0 = \mathbf{Rt}$	1	1=sign	1=Imm	ADD	0	0	0	0	0	0
Slti	$0 = \mathbf{Rt}$	1	1=sign	1=Imm	SLT	0	0	0	0	0	0
Andi	$0 = \mathbf{Rt}$	1	0=zero	1=Imm	AND	0	0	0	0	0	0
Ori	$0 = \mathbf{Rt}$	1	0=zero	1=Imm	OR	0	0	0	0	0	0
Xori	$0 = \mathbf{Rt}$	1	0=zero	1=Imm	XOR	0	0	0	0	0	0
Lw	$0 = \mathbf{Rt}$	1	1=sign	1=Imm	ADD	0	0	0	1	0	1
Sw	Х	0	1=sign	1=Imm	ADD	0	0	0	0	1	Х
Beq	Х	0	Х	0=BusB	SUB	1	0	0	0	0	Х
Bne	Х	0	Х	0=BusB	SUB	0	1	0	0	0	Х
J	Х	0	Х	Х	Х	0	0	1	0	0	Х

(i) RegWrite = 0

As can be seen from the control table above, all the instructions that will require this signal to be one will not function correctly. This includes the following instructions: R-type instructions, Addi, Slti, Andi, Ori, Xori, Lw.

(ii) RegDst = 0

For this signal, the only instructions affected are the R-type instructions.

(iii) ALUSrc = 0

For this signal, the following instructions are affected: Addi, Slti, Andi, Ori, Xori, Lw, Sw.

(iv) MemtoReg = 0


For this signal, the only instruction affected is the Lw instruction.

Q.3. Consider the single-cycle datapath. A friend is proposing to modify this single-cycle datapath by eliminating the control signal MemtoReg. The multiplexor that has MemtoReg as an input will instead use either the ALUSrc or the MemRead control signal. Will your friend's modification work? Can one of the two signals (MemRead and ALUSrc) substitute for the other? Explain.

Looking at the control table above, it is clear that the ALUSrc signal cannot be used to replace the signal MemtoReg. However, the signal MemRead can be used to replace the signal MemtoReg as the don't care values can be set to 0's. ALUSrc and MemRead signals cannot substitute for each other since they have different values for a number of instructions including Addi, Slti, Andi, Ori, Xori, Sw.

- **Q.4.** We wish to add the following instructions to the single-cycle datapath. Add any necessary datapath and control signals needed for the implementation of these instructions. Show only the modified and added components to the datapath. Show the values of the control signals to control the execution of each instruction.
 - (i) Sll

For the Sll instruction, examining the ALU one can see that the shift amont is coming through the A-input of the ALU and the operand to be shifted comes through the B input of the ALU. Thus, we need-to add a MUX on the A-input to select between the output of a register and the immediate values. This MUX needs to select only between the least significant 5 bits of BusA or the 5-bit shift amount coming through Imm16 (note that these are bits 6-10). The modified part in the datapath is shown below:



The values of the control signals to control the execution of this instruction are given below:

Op	Shifti	RegDst	RegWrite	ExtOp	ALUSrc	ALUOp	Beq	Bne	J	MemRead	MemWrite	MemtoReg
Sll	1	1 = Rd	1	х	0=BusB	SLL	0	0	0	0	0	0

(ii) Sllv


For this instruction, the shift amount is specified by a register determined by the RS field which comes in BusA. Since BusA is already connected to the A-input of the ALU which controls the shift amount, no additional changes are needed in the datapath for the execution of this instruction.

The values of the control signals to control the execution of this instruction are given below:

Op	Shifti	RegDst	RegWrite	ExtOp	ALUSrc	ALUOp	Beq	Bne	J	MemRead	MemWrite	MemtoReg
Sllv	0	1 = Rd	1	х	0=BusB	SLL	0	0	0	0	0	0

(iii) Lui

For this instruction, the shift amount is 16 and the operand to be shifted is the immediate value selected on the B-input of the ALU. Thus, we need to add another MUX to select the shift amount as 16 for this instruction. The modified parts of the datapath to support the execution of this instruction is given below:




The values of the control signals to control the execution of this instruction are given below:

Op	S16	Shifti	RegDst	RegWrite	ExtOp	ALUSrc	ALUOp	Beq	Bne	J	MemRead	MemWrite	MemtoReg
lui	1	х	1 = Rd	1	х	1=Imm	SLL	0	0	0	0	0	0

(iv) Bltz

Since the first source operand specified by RS comes on BusA and the second operand which is the Zero register specified by the RT filed comes on BusB, all we need is to get the operand on BusA to appear at the output of the ALU as we just need to check the sign bit (i.e. most significant bit of the result). Performing an addition, subtraction, xoring, oring operations will work. Let us assume that we will do an ALU addition operation. If the sign

bit is 1, then it is less than zero. Thus, we only need to check the sign bit. The changes needed to be done are in the NextPC block as shown below:




The values of the control signals to control the execution of this instruction are given below:

Op	S16	Shifti	RegDst	RegWrite	ExtOp	ALUSrc	ALUOp	Bltz	Beq	Bne	J	MemRead	MemWrite	MemtoReg
Bltz	0	0	Х	0	Х	0= BusB	ADD	1	0	0	0	0	0	Х

(v) Bgez

This instruction is similar to the previous instruction and we also need to check the sign bit. If the sign bit is zero this means that the operand is greater than or equal zero. The required changes to the datapath are also in the NextPC block as shown below:



The values of the control signals to control the execution of this instruction are given below:

Op	S 16	Shifti	RegDst	RegWrite	ExtOp	ALUSrc	ALUOp	Bgez	Bltz	Beq	Bne	J	MemRead	MemWrite	MemtoReg
Bgez	0	0	Х	0	х	0=	ADD	1	0	0	0	0	0	0	Х
						BusB									


(vi) Slti

This instruction is already supported by the datapath and no changes are needed. The control signals for this instruction are:

Ор	S16	Shifti	RegDst	RegWrite	ExtOp	ALUSrc	ALUOp	Bgez	Bltz	Beq	Bne	J	MemRead	MemWrite	MemtoReg
Slti	0	0	0 = Rt	1	1=sign	1=Imm	SLT	0	0	0	0	0	0	0	0

(vii) Jr

The changes required in the datapath to implement it is to load the PC from BusA which is driven by the RS field. Thus we need to add a MUX to select the target address to be loaded in the PC either from the output of the MUX choosing between the address from NextPC block and incremented PC or from BusA. The required changes are shown below:



The control signals for this instruction are:

0	p۶	\$16	Shifti	RegDst	RegWrite	ExtOp	ALUSrc	ALUOp	jr	Bgez	Bltz	Beq	Bne	J	MemRead	MemWrite	MemtoReg
j	r	Х	х	Х	0	Х	Х	Х	1	0	0	0	0	0	0	0	Х