# COE 301 COMPUTER ORGANIZATION <br> ICS 233: COMPUTER ARCHITECTURE \& ASSEMBLY LANGUAGE <br> Term 161 (Fall 2016-2017) <br> Major Exam 2 <br> Saturday Dec. 10, 2016 

Time: 150 minutes, Total Pages: 13

Name: $\qquad$ ID: $\qquad$ Section: $\qquad$

Notes:

- Do not open the exam book until instructed
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

| Question | Max Points | Score |
| :---: | :---: | :---: |
| Q1 | $\mathbf{2 0}$ |  |
| Q2 | $\mathbf{1 0}$ |  |
| Q3 | $\mathbf{1 7}$ |  |
| Q4 | $\mathbf{2 3}$ |  |
| Total | $\mathbf{7 0}$ |  |

(Q1) Write MIPS programs with minimal used instructions. Use MIPS programming convention in saving and restoring registers in procedures.
(i) [4 points] Write a procedure GetAscii that receives a single hexadecimal digit in register $\$ \mathrm{a} 0$ and returns the ASCII code of that digit in register $\$ v 0$. For example, if $\$ a 0=0 x 9$ the procedure will return $0 x 39$ in $\$ v 0$ and if $\$ a 0=0 x A$, the procedure will return $0 \times 41$ in $\$ \mathrm{a} 0$. Assume the use of capital letters for the digits A to F.
(ii) [11 points] Write a procedure DispHex that receives a number in register \$a0 and displays the hexadecimal representation of that number. Only significant hexadecimal digits need to be displayed. For example, if $\$ \mathrm{a} 0=0 \times 1 \mathrm{E}$, the procedure will display 1E. Your DisHex procedure should utilize the GetAscii procedure.
(iii) [5 points] Write a MIPS program that asks the user to enter a decimal number and displays its hexadecimal content using the DispHex procedure. Two sample runs of the program are given below:

Enter a decimal number: 260
Your number in hexadecimal is: 0x104
Enter a decimal number: 0
Your number in hexadecimal is: $0 x 0$

```
.data
Prompt: .asciiz "Enter a decimal number: "
MSG: .asciiz "Your number in hexadecimal is: 0x"
TTable: .ascii "0123456789ABCDEF"
.text
la $a0, Prompt
li $v0, 4
syscall
li $v0, 5
syscall
move $s0, $v0
la $aO, MSG
li $v0, 4
syscall
move $a0, $s0
jal DispHex
li $v0, 10
syscall
```

DispHex:
\#save registers
addi \$sp, \$sp, -12
sw \$s0, $0(\$ s p)$
sw \$s1, $4(\$ s p)$
sw \$s2, $8(\$ \mathrm{sp})$
li \$s0, 8
move \$s1, \$a0
li \$s2, 0
Next:
rol \$s1, \$s1, 4
andi \$t0, \$s1, 0xF
bne \$s2, \$0, Sig
beq \$s0, 1, Sig
beq \$t0, \$0, Skip
li \$s2, 1
Sig:
move \$a0, \$t0
addi \$sp, \$sp, -4
sw \$ra, (\$sp)
jal GetAscii
lw \$ra (\$sp)
addi \$sp, \$sp, 4
move \$a0, \$v0
li \$v0, 11
syscall
Skip:
addi $\$ s 0, \$ s 0,-1$
bne \$s0, \$0, Next
\# restore registers
lw \$s0, 0 (\$sp)
lw \$s1, 4 (\$sp)
lw \$s2, $8(\$ \mathrm{sp})$
addi $\$ s p, \$ s p, 12$
jr \$ra

GetAscii:
la \$t0, TTable
add \$t0, \$t0, \$a0
lb \$v0, (\$t0)
jr \$ra
(i) [4 Points] Given that Multiplicand=0111 and Multiplier=1011 are signed 2's complement numbers, show the signed multiplication of Multiplicand by Multiplier. The result of the multiplication should be an 8 bit signed number in HI and LO registers. Show the steps of your work.

| Iteration |  | Multiplicand | Sign | Product $=$ HI,LO |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Initialize | 0111 |  | 00001011 |
| 1 | LO[0] = 1 => ADD |  | 0 | 01111011 |
|  | Shift Product = (HI, LO) right 1 bit | 0111 |  | 00111101 |
| 2 | LO[0] = 1 => ADD |  | 01 | 10101101 |
|  | Shift Product $=(\mathrm{HI}, \mathrm{LO})$ right 1 bit | 0111 | overflow | 01010110 |
| 3 | LO[0] $=0=>$ Do nothing |  | 0 | 01010110 |
|  | Shift Product = (HI, LO) right 1 bit | 0111 |  | 00101011 |
| 4 | LO[0] = 1 => SUB (ADD 2's compl) | 1001 | 1 | 10111011 |
|  | Shift Product $=($ HI, LO $)$ right 1 bit |  |  | 11011101 |

(ii) [6 Points] Given that Dividend=0111 and Divisor=1011 are signed 2's complement numbers, show the signed division of Dividend by Divisor. The result of division should be stored in the Remainder and Quotient registers. Show the steps of your work, and show the final result.

Since the Divisor is negative, we take its 2 's complement $\Rightarrow$ Divisor $=0101$ Sign of $\underline{\text { Quotient }}=$ negative, $\operatorname{Sign}$ of $\underline{\text { Remainder }}=$ positive

| Iteration |  | Remainder <br> (HI) | Quotient <br> (LO) | Divisor | Difference |
| :--- | :--- | :---: | :---: | :---: | :---: |
| 0 | Initialize | 0000 | 0111 | 0101 |  |
| 1 | 1: SLL, Difference | 0000 | 1110 | 0101 | 1011 |
|  | 2: Diff < 0 => Do Nothing | 0000 | 1110 | 0101 |  |
| 22 | 1: SLL, Difference | 0001 | 1100 | 0101 | 1100 |
|  | 2: Diff < 0 => Do Nothing | 0001 | 1100 | 0101 |  |
| 3 | 1: SLL, Difference | 0011 | 1000 | 0101 | 1110 |
|  | 2: Diff < 0 => Do Nothing | 0011 | 1000 | 0101 |  |
| 4 | 1: SLL, Difference | 0111 | 0000 | 0101 | 0010 |
|  | 2: Rem = Diff, set lsb Quotient | 0010 | 0001 | 0101 |  |
| Final Result |  | 0010 | 1111 |  |  |

## (Q3)

1. [2 Points] Find the decimal value of the following single precision float:

$$
\begin{aligned}
& {[0,10001000,00000100110000000000000]} \\
& =+(1.0000010011000 \ldots 0)_{2} * 2^{(136-127)}=+(1.0000010011000 \ldots 0)_{2} * 2^{9} \\
& =+1000001001.1=+521.5
\end{aligned}
$$

2. [2 Points] Find the decimal value of the following single precision float:

$$
\begin{aligned}
& {[1,00000000,01100000000000000000000] } \\
= & -(0.01100 \ldots 0)_{2} * 2^{-126}=-1.5 \times 2^{-128}
\end{aligned}
$$

3. [3 Points] Find the normalized single precision representation of -59.625 .

$$
\begin{aligned}
& 59.625=111011.101=1.11011101 * 2^{5} \\
& \text { Exponent }=5+127=132 \\
& {[1,10000100,11011101000000000000000]}
\end{aligned}
$$

4. [4 Points] Round the given single precision float with the given GRS bits using the following rounding modes showing the resulting normalized number:

GRS

$$
\text { +1.111 } 11111111111111111111100 \times 2^{-127}
$$

```
Zero: [ +1.111 1111 1111 1111 1111 1111 x 2-127 ]
```

+infinity: $\quad\left[+1.00000000000000000000000 \times 2^{-126}\right]$
-infinity: $\quad\left[\begin{array}{llllllll}+1.111 & 1111 & 1111 & 1111 & 1111 & 1111 & \times & 2^{-127}\end{array}\right]$
Nearest Even: $\quad\left[+1.00000000000000000000000 \times 2^{-126}\right]$
5. [6 Points] Find the normalized difference between $\mathbf{A}$ and $\mathbf{B}$ (i.e., A-B) by using rounding to +infinity. Perform the operation using guard, round and sticky bits.
$A=+1.00001011100101010000001 \times 2^{4}$
$\mathrm{B}=+1.01110010101000000101000 \times 2^{-1}$

| - | 1.000 | 0101 | 1100 | 1010 | 1000 | 0001 | 000 | x | $2^{4}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1.011 | 1001 | 0101 | 0000 | 0010 | 1000 | 000 | x | $2^{-1}$ |  |
| - | 01.000 | 0101 | 1100 | 1010 | 1000 | 0001 | 000 | x |  |  |
|  | 00.000 | 0101 | 1100 | 1010 | 1000 | 0001 | 010 | x | $2^{4}$ | (align) |
| + | 01.000 | 0101 | 1100 | 1010 | 1000 | 0001 | 000 | x |  |  |
|  | 11.111 | 1010 | 0011 | 0101 | 0111 | 1110 | 110 | x |  | (2's complement) |
| = + | 00.111 | 1111 | 1111 | 1111 | 1111 | 1111 | 110 | x |  |  |
|  | 0.111 | 1111 | 1111 | 1111 | 1111 | 1111 | 110 | x |  |  |
|  | 1.111 | 1111 | 1111 | 1111 | 1111 | 1111 | 100 | x |  | (normalize) |
|  | 10.000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |  |  | (round) |
| $=$ | 1.000 | 0000 | 0000 | 0000 | 0000 | 0000 |  |  | $2^{4}$ | (renormalize) |

(Q4) Consider the single-cycle datapath and control given below along with ALU design for the MIPS processor implementing a subset of the instruction set:

(i) Show the control signals generated for the execution of the following instructions by filling the table given below: ( 5 points)

| Op | RegDst | RegWrite | ExtOp | ALUSrc | ALUOp | Beq | Bne | J | MemRead | MemWrite | MemtoReg |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R-type | $1=\mathrm{Rd}$ | 1 | x | $0=$ BusB | R-type | 0 | 0 | 0 | 0 | 0 | 0 |
| slti | $0=\mathrm{Rt}$ | 1 | $1=\operatorname{sign}$ | $1=\operatorname{Imm}$ | SLT | 0 | 0 | 0 | 0 | 0 | 0 |
| sw | x | 0 | $1=\operatorname{sign}$ | $1=\operatorname{Imm}$ | ADD | 0 | 0 | 0 | 0 | 1 | x |
| beq | x | 0 | x | $0=$ BusB | SUB | 1 | 0 | 0 | 0 | 0 | x |
| j | x | 0 | x | x | x | 0 | 0 | 1 | 0 | 0 | x |

(ii) Excluding the ALUOp, Beq, Bne and $\mathbf{J}$ signals, show the design of the control unit for the control signals given in the table above based on the given instructions. Assume that the opcode of these instructions is a 6-bit opcode such that the opcode for R-type instructions is 0 , the opcode for slti is 1 , the opcode for sw is 2 , and so on for the rest of the instructions. ( 5 points)

(iii) Show the design of the Next PC block. (4 points)

(iv) We wish to add the following instructions to the MIPS single-cycle datapath. Add any necessary datapath modifications and control signals needed for the implementation of these instructions. Show only the modified and added components to the datapath.
a. sra (3 points)

| Instruction |  | Meaning | Format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sra | rd, $\mathrm{rt}, \mathrm{imm}^{5}$ | rd $=\mathrm{rt>>}>\mathrm{imm}^{16}$ | $\mathrm{Op}^{6}=0$ | 0 | $\mathrm{rt}^{5}$ | $\mathrm{rd}^{5}$ | $\mathrm{Imm}^{5}$ |

For the sra instruction, examining the ALU one can see that the shift amont is coming through the A-input of the ALU and the operand to be shifted comes through the B input of the ALU. Thus, we need-to add a MUX on the A-input to select between the output of a register and the immediate values. This MUX needs to select only between the least significant 5 bits of BusA and bits 5 to 9 from Imm16. The modified part in the datapath is shown below:

b. jr (3 points)

| Instruction | Meaning |  | Format |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| jr | rs | $\mathrm{PC}=\mathrm{rs}$ | $\mathrm{op}^{6}=0$ | $\mathrm{rs}^{5}$ | 0 | 0 | 0 |  |

For this instruction, the changes required in the datapath to implement it is to load the PC from BusA, which is driven by the RS field. Thus, we need to add a MUX to select the target address to be loaded in the PC either from the output of the MUX choosing between the address from NextPC block and incremented PC or from BusA. The required changes are shown below:

(v) Assume that the propagation delays for the major components used in the datapath are as follows:

- Instruction and data memories: 120 ps
- ALU and adders: 30 ps
- Register file access (read or write): 14 ps
- Main control: 8 ps
- ALU control: 7 ps

Ignore the delays in the multiplexers, PC access, extension logic, and wires. What is the cycle time for the single-cycle datapath given above? ( $\mathbf{3}$ points)

$$
\begin{aligned}
\text { Cycle Time }= & \mathrm{IM}+\max (\text { Main Control+ALU Control, Register Reading })+ \\
& \text { ALU }+\mathrm{DM} \\
= & 120 \mathrm{ps}+15 \mathrm{ps}+30 \mathrm{ps}+120=285 \mathrm{ps}
\end{aligned}
$$

## Syscall Services:

| Service | \$v0 | Arguments / Result |
| :--- | :---: | :--- |
| Print Integer | 1 | \$a0 = integer value to print |
| Print Float | 2 | \$f12 = float value to print |
| Print Double | 3 | \$f12 = double value to print |
| Print String | 4 | \$a0 = address of null-terminated string |
| Read Integer | 5 | Return integer value in \$v0 |
| Read Float | 6 | Return float value in \$f0 |
| Read Double | 7 | Return double value in \$f0 |
| Read String | 8 | \$a0 = address of input buffer <br> \$a1 = maximum number of characters to read |
| Exit Program | 10 |  |
| Print Char | 11 | \$a0 = character to print |
| Read Char | 12 | Return character read in \$v0 |

## MIPS Instructions:

| Instruction | Meaning | R-Type Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| add \$s1, \$s2, \$s3 | \$s1 = \$s2 + \$s3 | $\mathrm{op}=0$ | rs = \$s2 | rt = \$s3 | rd = \$s1 | sa $=0$ | $\mathrm{f}=0 \times 20$ |
| addu \$s1, \$s2, \$s3 | \$s1 = \$s2 + \$s3 | op $=0$ | rs = \$s2 | $\mathrm{rt}=$ \$s3 | rd = \$s1 | sa $=0$ | $\mathrm{f}=0 \times 21$ |
| sub \$s1, \$s2, \$s3 | \$s1 = \$s2-\$s3 | op $=0$ | rs = \$s2 | $\mathrm{r}=$ \$s3 | rd = \$s1 | sa=0 | $f=0 \times 22$ |
| subu \$s1, \$s2, \$s3 | \$s1 = \$s2-\$s3 | op $=0$ | rs = \$s2 | $\mathrm{rt}=$ \$s3 | rd = \$s1 | sa $=0$ | $\mathrm{f}=0 \times 2$ |


| Instruction | Meaning | R-Type Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| and \$s1, \$s2, \$s3 | \$s1 = \$s2 \& \$s3 | op $=0$ | rs = \$s2 | $\mathrm{rt}=$ \$s3 | rd = \$s1 | sa $=0$ | $=0 \times 24$ |
| or \$s1, \$s2, \$s3 | \$s1 = \$s2 \| \$ s 3 | op $=0$ | rs = \$s2 | $\mathrm{rt}=$ \$s3 | rd = \$s1 | sa $=0$ | $\mathrm{f}=0 \times 25$ |
| xor \$s1, \$s2, \$s3 | \$s1 = \$s2 ^ \$s3 | op $=0$ | rs = \$s2 | $\mathrm{rt}=$ \$s3 | rd = \$s1 | sa $=0$ | $\mathrm{f}=0 \times 26$ |
| nor \$s1, \$s2, \$s3 | \$s1 = ~(\$s2\|\$s3) | op $=0$ | rs = \$s2 | $\mathrm{rt}=$ \$s3 | rd = \$s1 | sa $=0$ | $=0 \times 27$ |


|  | tion | Meaning | R-Type Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| sll | \$s1,\$s2,10 | \$s1 = \$s2 << 10 | op $=0$ | rs $=0$ | $\mathrm{rt}=$ \$s2 | rd $=$ \$s1 | sa $=10$ | $\mathrm{f}=0$ |
| srl | \$s1,\$s2,10 | \$s1 = \$s2>>>10 | op $=0$ | rs $=0$ | $\mathrm{rt}=$ \$s2 | rd = \$s1 | sa $=10$ | $f=2$ |
| sra | \$s1, \$s2, 10 | \$s1 = \$s2 >> 10 | op $=0$ | rs = 0 | $\mathrm{rt}=$ \$s2 | rd $=$ \$s1 | $s a=10$ | $\mathrm{f}=3$ |
| sllv | \$s1,\$s2,\$s3 | \$s1 = \$s2 << \$s3 | op $=0$ | rs = \$s3 | rt = \$s2 | rd = \$s1 | sa $=0$ | $\mathrm{f}=4$ |
| srlv | \$s1,\$s2,\$s3 | \$s1 = \$s2>>>\$s3 | op $=0$ | rs = \$s3 | rt = \$s2 | rd = \$s1 | sa $=0$ | $\mathrm{f}=6$ |
| srav | \$s1,\$s2,\$s3 | \$s1 = \$s2 >> \$s3 | op = 0 | rs = \$s3 | rt = \$s2 | rd = \$s1 | sa $=0$ | $\mathrm{f}=7$ |


| Instruction | Meaning | I-Type Format |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| addi \$s1, \$s2, 10 | \$s1 = \$s2 + 10 | op $=0 \times 8$ | rs = \$s2 | rt = \$s1 | imm ${ }^{16}=10$ |
| addiu \$s1, \$s2, 10 | \$s1 = \$s2 + 10 | $\mathrm{op}=0 \times 9$ | rs = \$s2 | $\mathrm{rt}=$ \$s1 | $\mathrm{imm}^{16}=10$ |
| andi \$s1, \$s2, 10 | \$s1 = \$s2 \& 10 | op = 0xc | rs = \$s2 | $\mathrm{tt}=$ \$s1 | imm ${ }^{16}=10$ |
| ori \$s1, \$s2, 10 | \$s1 = \$s2 \| 10 | $\mathrm{op}=0 \mathrm{xd}$ | rs = \$s2 | $\mathrm{rt}=$ \$s1 | $\mathrm{imm}^{16}=10$ |
| xori \$s1, \$s2, 10 | \$s1 = \$s2^10 | $\mathrm{op}=0 \mathrm{xe}$ | rs = \$s2 | $\mathrm{rt}=$ \$s1 | $\mathrm{imm}^{16}=10$ |
| lui $\quad$ \$ 1,10 | \$s1 $=10 \ll 16$ | op = 0xf | 0 | $\mathrm{rt}=$ \$ s 1 | $\mathrm{imm}^{16}=10$ |


| Instruction | Meaning | Format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| j label | jump to label | $\mathrm{op}^{6}=2$ | imm ${ }^{26}$ |  |  |  |
| beq rs, rt, label | branch if (rs == rt) | $\mathrm{op}^{6}=4$ | $\mathrm{rs}^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |  |
| bne rs, rt, label | branch if (rs != rt) | $\mathrm{op}^{6}=5$ | $\mathrm{rs}^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |  |
| blez rs, label | branch if ( $\mathrm{rs}<=0$ ) | $\mathrm{op}^{6}=6$ | $\mathrm{rs}^{5}$ | 0 | imm ${ }^{16}$ |  |
| bgtz rs, label | branch if ( $\mathrm{rs}>0$ ) | $\mathrm{op}^{6}=7$ | $\mathrm{rs}^{5}$ | 0 | imm ${ }^{16}$ |  |
| bltz rs, label | branch if (rs < 0 ) | $\mathrm{op}^{6}=1$ | $\mathrm{rs}^{5}$ | 0 | imm ${ }^{16}$ |  |
| bgez rs, label | branch if (rs>=0) | $o p^{6}=1$ | $\mathrm{rs}^{5}$ | 1 | imm ${ }^{16}$ |  |
| Instruction | Meaning | Format |  |  |  |  |
| slt rd, rs, rit | rd=( $\mathrm{rs}<\mathrm{rt}$ ?1:0) | $\mathrm{op}^{6}=0$ | rs ${ }^{5}$ | $\mathrm{rt}^{5}$ | rd5 | 0 0x2a |
| sltu rd, rs, it | $\mathrm{rd}=(\mathrm{rs}<\mathrm{rt}$ ?1:0) | $\mathrm{op}^{6}=0$ | rs ${ }^{5}$ | $\mathrm{r}^{5}$ | rd ${ }^{5}$ | 0 0x2b |
| sili $\quad \mathrm{rt}, \mathrm{rs}, \mathrm{imm}{ }^{16}$ | $\mathrm{rt}=(\mathrm{rs}<\mathrm{imm}$ ?1:0) | Oxa | rs ${ }^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |  |
| sltiu $\mathrm{rt}, \mathrm{rs}, \mathrm{imm}{ }^{16}$ | $\mathrm{rt}=(\mathrm{rs}<\mathrm{imm}$ ?1:0) | Oxb | rs ${ }^{5}$ | $\mathrm{r}^{5}$ | imm ${ }^{16}$ |  |


| Instruction | Meaning | I-Type Format |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| lb rt, imm ${ }^{16}$ (rs) | rt = MEM[rs+imm ${ }^{16}$ ] | 0x20 | rs ${ }^{5}$ | $\mathrm{r}^{5}$ | imm ${ }^{16}$ |
| $\mathrm{lh} \mathrm{rt}, \mathrm{imm}{ }^{16}$ (rs) | rt = MEM[rs+imm ${ }^{16}$ ] | $0 \times 21$ | rs ${ }^{5}$ | $\mathrm{r}^{5}$ | imm ${ }^{16}$ |
| lw $\mathrm{rt}, \mathrm{imm}{ }^{16}$ (rs) | rt = MEM[rs+imm ${ }^{16}$ ] | $0 \times 23$ | rs ${ }^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |
| lbu rt, imm ${ }^{16}$ (rs) | $\mathrm{rt}=\mathrm{MEM[rs+imm}{ }^{16}$ ] | $0 \times 24$ | rs ${ }^{5}$ | $\mathrm{r}^{5}$ | imm ${ }^{16}$ |
| lhu $\mathrm{rt}, \mathrm{imm}{ }^{16}$ (rs) | $\mathrm{rt}=\mathrm{MEM}\left[\mathrm{rs}+\mathrm{imm}{ }^{16}\right]$ | 0x25 | rs ${ }^{5}$ | $\mathrm{r}^{5}$ | imm ${ }^{16}$ |
| sb $\mathrm{rt}, \mathrm{imm}{ }^{16}$ (rs) | MEM[rs+imm $\left.{ }^{16}\right]=$ rt | 0x28 | rs ${ }^{5}$ | $\mathrm{rt}^{5}$ | imm ${ }^{16}$ |
| sh $\mathrm{rt}, \mathrm{imm}{ }^{16}$ (rs) | MEM[rs+imm $\left.{ }^{16}\right]=$ rt | 0x29 | rs ${ }^{5}$ | rt ${ }^{5}$ | imm ${ }^{16}$ |
| sw rt, imm ${ }^{16}$ (rs) | MEM[rs+imm $\left.{ }^{16}\right]=$ rt | 0x2b | rs ${ }^{5}$ | $\mathrm{r}^{5}$ | imm ${ }^{16}$ |


| Instruction | Meaning | Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| jal label | \$31=PC+4, jump | $o p^{6}=3$ | imm ${ }^{26}$ |  |  |  |  |
| jr Rs | $\mathrm{PC}=\mathrm{Rs}$ | $o p^{6}=0$ | rs ${ }^{5}$ | 0 | 0 | 0 | 8 |
| jalr Rd, Rs | $\mathrm{Rd}=\mathrm{PC}+4, \mathrm{PC}=\mathrm{Rs}$ | $o p^{6}=0$ | rs ${ }^{5}$ | 0 | rd ${ }^{5}$ | 0 | 9 |


| Instruction | Meaning | Format |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| mult Rs, Rt | $\mathrm{Hi}, \mathrm{Lo}=\mathrm{Rs} \times \mathrm{Rt}$ | $\mathrm{op}^{6}=0$ | $\mathrm{Rs}^{5}$ | $\mathrm{Rt}^{5}$ | 0 | 0 | $0 \times 18$ |
| multu Rs, Rt | $\mathrm{Hi}, \mathrm{Lo}=\mathrm{Rs} \times \mathrm{Rt}$ | $\mathrm{op}^{6}=0$ | $\mathrm{Rs}^{5}$ | $\mathrm{Rt}^{5}$ | 0 | 0 | $0 \times 19$ |
| mul Rd, Rs, Rt | $\mathrm{Rd}=\mathrm{Rs} \times \mathrm{Rt}$ | $0 \times 1 \mathrm{c}$ | $\mathrm{Rs}^{5}$ | $\mathrm{Rt}^{5}$ | $\mathrm{Rd}^{5}$ | 0 | $0 \times 02$ |
| div Rs, Rt | $\mathrm{Hi}, \mathrm{Lo}=\mathrm{Rs} / \mathrm{Rt}$ | $\mathrm{op}^{6}=0$ | $\mathrm{Rs}^{5}$ | $\mathrm{Rt}^{5}$ | 0 | 0 | $0 \times 1 \mathrm{a}$ |
| divu Rs, Rt | $\mathrm{Hi}, \mathrm{Lo}=\mathrm{Rs} / \mathrm{Rt}$ | $\mathrm{op}^{6}=0$ | $\mathrm{Rs}^{5}$ | $\mathrm{Rt}^{5}$ | 0 | 0 | $0 \times 1 \mathrm{~b}$ |
| mfhi Rd | $\mathrm{Rd}=\mathrm{Hi}$ | $\mathrm{Op}^{6}=0$ | 0 | 0 | $\mathrm{Rd}^{5}$ | 0 | $0 \times 10$ |
| mflo Rd | $\mathrm{Rd}=\mathrm{Lo}$ | $\mathrm{op}^{6}=0$ | 0 | 0 | $\mathrm{Rd}^{5}$ | 0 | $0 \times 12$ |

