

**King Fahd University of Petroleum and Minerals**  
**College of Computer Sciences and Engineering**  
Department of Computer Engineering  
COE 202 Digital Logic Design (3-0-3)

**Instructor:** Dr. Marwan Abu-Amara  
**Office:** 22-145  
**Phone:** 1632  
**E-mail:** [marwan@kfupm.edu.sa](mailto:marwan@kfupm.edu.sa)  
**Term:** 131 (1<sup>st</sup> term 2012–2013)  
**Day & Time:** UTR 08:00 AM – 08:50 AM  
**Location:** 24-135  
**Textbook:** *Introduction to Logic Design*, Alan B. Marcovitz, Third Edition, McGraw-Hill, 2010.  
**Office Hours:** UTR 9:00 AM – 10:00 AM (or by appointment)  
**Web Site:** <http://faculty.kfupm.edu.sa/COE/marwan>

**Tentative Grading Policy:**

- Homeworks **10%** (Each homework may carry a different weight)
- CAD Assignments **5%** (Each CAD assignment may carry a different weight)
- Quizzes **10%** (Each quiz may carry a different weight)
- Major Exam I **20%** (Saturday October 5, 2013, 1:30 PM)
- Major Exam II **25%** (Saturday November 30, 2013, 1:30 PM)
- Final Exam **30%** (Monday December 30, 2013, 7:00 PM)

**Course Learning Outcomes**

1. Ability to use math and Boolean algebra in performing computations in various number systems and simplification of Boolean algebraic expressions.
2. Ability to design efficient combinational and sequential logic circuit implementations from functional description of digital systems.
3. Ability to use CAD tools to simulate and verify logic circuits.

**IMPORTANT NOTES:**

- All KFUPM regulations and standards will be enforced. Attendance will be checked each class. The KFUPM rule pertaining to a DN grade will be strictly enforced (i.e. > **9 absences** will result in a DN grade). *Check your university e-mail regularly for warnings regarding your absences.*
- If you are late to the class for more than 5 minutes (i.e. arrive after 08:05 AM), you will **NOT be allowed to enter** the classroom and you will be considered absent for that class.
- Only university approved/certified excuses will be accepted, and should be presented **no later than 1 week** after absence.
- Use of cell phones, smart phones, and tablets during class period and during exams is absolutely **prohibited**.
- Homeworks are to be submitted **in class** on the due date during the class period. Late homeworks will **NOT be accepted**.
- You have up to the next class period to object to the grade of a homework, a quiz, or a major exam from the end of the class time in which the graded papers have been distributed back. If for some reason you cannot contact me within this period, send me an email requesting an appointment. The email should be sent within the 48-hour time period.
- **NO make-up exams.** ALL homeworks and quizzes will be counted towards your grade.
- Final exam is **comprehensive & common**.

**Tentative schedule:**

Week	Topics
1	<ul style="list-style-type: none"> <li>• Introduction: Information processing, and representation, Digital vs Analog quantities, Number systems: Binary system</li> <li>• Weighted Number Systems: Decimal, Binary, Octal and Hexadecimal</li> <li>• Arithmetic in Binary and Hex (addition, subtraction, multiplication)</li> <li>• Number base conversion (Dec to Bin, Oct, and Hex, General)</li> </ul>
2	<ul style="list-style-type: none"> <li>• BCD Codes: Excess-3 &amp; other BCD codes, Parity Bits.</li> <li>• Binary logic and gates, Truth tables, Boolean Algebra, Basic identities. Principle of duality.</li> <li>• DeMorgan's Theorem.</li> <li>• Manipulation of Boolean expressions.</li> <li>• Gate Implementation of Boolean expressions.</li> </ul>
3	<ul style="list-style-type: none"> <li>• Canonical and Standard forms, Minterms, Maxterms, Sum of products &amp; Products of Sums.</li> <li>• 2-Level gate implementation (SOP, POS).</li> <li>• From Truth tables to Boolean Expressions.</li> <li>• Physical properties of gates: fan-in, fan-out, propagation delay. Timing diagrams. Tri-state drivers.</li> </ul>
4-5	<ul style="list-style-type: none"> <li>• K-Map method of simplification: 2, 3 and 4-variable maps. Implicants, Prime Implicants, Essential Prime Implicants.</li> <li>• POS simplification.</li> <li>• Don't care conditions and simplification.</li> <li>• Universal gates (NAND, NOR)</li> <li>• Implementation using NAND and NOR gates: 2-level &amp; Multilevel implementation.</li> <li>• Exclusive-OR (XOR) and Equivalence (XNOR) gates, Odd and Even Functions, Parity generation and checking.</li> </ul>
6-7	<ul style="list-style-type: none"> <li>• Combinational Circuit Design Procedure &amp; Examples.</li> <li>• Code Converter.</li> <li>• BCD to 7-Segment Display Conversion.</li> <li>• Half and Full Adders.</li> <li>• Ripple Carry Adder (RCA) design and Delay analysis of RCA</li> <li>• Signed Numbers: sign-magnitude, 1's complement, and 2's complement.</li> <li>• Signed Binary Arithmetic. (Addition and Subtraction).</li> <li>• Binary Adder-Subtractor.</li> <li>• Carry Look-ahead adder.</li> <li>• Delay analysis</li> </ul>
8-9	<ul style="list-style-type: none"> <li>• Decoders 2x4, 3x8, 4x16. Designing large decoders from smaller decoders. Function implementation using decoders.</li> <li>• Encoders: Priority Encoders.</li> <li>• Multiplexers: 2x1, 4x1. Constructing large MUXs from smaller ones.</li> <li>• Function implementation using multiplexers.</li> <li>• Magnitude Comparator</li> <li>• MSI Design Examples</li> </ul>
10	<ul style="list-style-type: none"> <li>• Sequential Circuits: Latches, Clocked latches: SR, D, T and JK. Race problem in clocked JK-Latch.</li> <li>• Flip-Flops: Master-Slave, D-FF.</li> <li>• Using D-FF to build other flip-flops.</li> </ul>
11	<ul style="list-style-type: none"> <li>• Asynchronous/Direct Clear and Set Inputs. Setup, Hold, FF propagation delay.</li> <li>• Sequential Circuit Design. Design procedure, State diagrams and state tables.</li> <li>• Analysis of Sequential Circuits. State table, State diagram.</li> </ul>
12	<ul style="list-style-type: none"> <li>• Mealy vs. Moore machine</li> <li>• Design Examples and Calculation of maximum clock frequency</li> </ul>
13	<ul style="list-style-type: none"> <li>• Registers, Registers with parallel load.</li> <li>• Synchronous Binary Counters: Up-Down Counters</li> <li>• Counters with Parallel load, enable, synchronous clear and asynchronous clear.</li> <li>• Use of available counters to build counters of different count.</li> <li>• Design with unused States</li> <li>• Shift Registers. Bi-directional shift register.</li> </ul>
14	<ul style="list-style-type: none"> <li>• Memory devices: RAMs &amp; ROMs</li> <li>• Combinational Circuit Implementation with ROMs</li> <li>• Sequential Circuit Implementation using ROMs</li> <li>• Programmable Logic Devices: PLAs, PALs, FPGA's</li> </ul>
15	<ul style="list-style-type: none"> <li>• <b>Review</b></li> </ul>