# King Fahd University of Petroleum and Minerals College of Computer Sciences and Engineering <br> Department of Computer Engineering 

## COE 202 Fundamentals of Computer Engineering (3-0-3)

| Instructor: | Dr. Marwan Abu-Amara |
| :--- | :--- |
| Office: | $22-145$ |
| Phone: | 1632 |
| E-mail: | $\frac{\text { marwan@kfupm.edu.sa }}{102\left(2^{\text {nd }} \text { term 2010-2011) }\right.}$Term: |
| Day \& Time: | SMW 10:00 AM - 10:50 AM |
| Location: | $24-120$ |
| Textbook: | Logic and Computer Design Fundamentals, Morris Mano and Charles Kime, Fourth Edition, Prentice |
|  | Hall International, 2008. |
| Office Hours: | SMW 11:00 AM - 11:50 AM (or by appointment) |
| Web Site: | http://faculty.kfupm.edu.sa/COE/marwan |

## Tentative Grading Policy:

- Homeworks 10\% (Each homework may carry a different weight)
- CAD Assignments
- Quizzes
- Major Exam I
- Major Exam II
- Final Exam

5\% (Each CAD assignment may carry a different weight)
10\% (Each quiz may carry a different weight)
20\% (Thursday March 17, 2011)
25\% (Thursday April 28, 2011)
30\% (Saturday June 4, 2011 - 7:30 AM)

## IMPORTANT NOTES:

- All KFUPM regulations and standards will be enforced. Attendance will be checked each class. The KFUPM rule pertaining to a DN grade will be strictly enforced (i.e. > 9 absences will result in a DN grade). Check your university e-mail regularly for warnings regarding your absences.
- If you are late to the class for more than 5 minutes (i.e. arrive after 10:05 AM), you will NOT be allowed to enter the classroom and you will be considered absent for that class.
- Only university approved/certified excuses will be accepted, and should be presented no later than $\mathbf{1}$ week after absence.
- Use of cell phones and PDAs during class period and during exams is absolutely prohibited.
- Homeworks are to be submitted in class on the due date during the class period. Late homeworks will NOT be accepted.
- You have 48 hours to object to the grade of a homework, a quiz, or a major exam from the end of the class time in which the graded papers have been distributed back. If for some reason you cannot contact me within this period, send me an email requesting an appointment. The email should be sent within the 48 -hour time period.
- NO make up exams. ALL homeworks and quizzes will be counted towards your grade.
- Final exam is comprehensive \& common.

Tentative schedule:

| Week | Topics | Ref. |
| :---: | :---: | :---: |
| 1 | - Introduction: Information processing, and representation, Digital vs Analog quantities, Number systems: Binary system <br> - Weighted Number Systems: Decimal, Binary, Octal and Hexadecimal <br> - Arithmetic in Binary and Hex (addition, subtraction, multiplication) <br> - Number base conversion (Dec to Bin, Oct, and Hex, General) <br> - Conversion (Bin, OCT, Hex) | $\begin{aligned} & 1.1 \\ & 1.2 \\ & 1.3 \\ & 5.3 \\ & 5.4 \end{aligned}$ |
| 2 | - Number base conversion (Bin, OCT, Hex) <br> - Machine Representation of Unsigned \& Signed Numbers: sign-magnitude, 1's complement, and 2's complement <br> - Signed Binary Arithmetic. (Addition and Subtraction) <br> - Decimal Codes: BCD, Excess-3, other codes, BCD Arithmetic, Parity Bits | $\begin{gathered} \hline 5.3 \\ 5.4 \\ 1.3 \\ 3.10 \\ 1.4 \end{gathered}$ |
| 3 | - Binary logic and gates, Boolean Algebra, Basic identities of Boolean algebra, Principle of duality <br> - Basic identities of Boolean algebra, DeMorgan's law, Algebraic manipulation <br> - Algebraic manipulation: Absorption, Consensus | $\begin{aligned} & 2.1 \\ & 2.2 \\ & 2.2 \end{aligned}$ |
| 4 | - Complement of a function <br> - Canonical and Standard forms, minterms, Maxterms, SOP, POS <br> - Physical properties of gates: fan-in, fan-out, propagation delay, timing diagrams, Tri-state drivers | $\begin{aligned} & 2.2 \\ & 2.3 \\ & 2.9 \end{aligned}$ |
| 5 | - Map method of simplification: 2-variable and 3-variable K-Map <br> - Implicants, Prime Implicants, Essential Prime Implicants <br> - Map manipulation: Simplification procedure. 4-variable K-map <br> - SOP and POS simplification | $\begin{aligned} & 2.4 \\ & 2.5 \\ & 2.6 \end{aligned}$ |
| 6 | - Don't care conditions and simplification <br> - 5-variable and 6-variable K-map simplification <br> - Implementation using NAND and NOR gates: 2-level \& Multilevel <br> - Exclusive-OR (XOR) and Equivalence (XNOR) gates, Odd and Even Functions, Parity generation and checking | $\begin{aligned} & 2.5 \\ & 2.7 \end{aligned}$ |
| 7 | - Combinational Circuit Design Procedure \& Examples: Code Converter, BCD to 7-Segment Display Conversion, Magnitude Comparator, Half and Full Adders, Ripple Carry Adder design | $\begin{aligned} & 2.8 \\ & 3.1 \\ & 3.3 \end{aligned}$ |
| 8 | - Combinational Circuit Design Procedure \& Examples: Carry Look-ahead adder, Binary Adder-Subtractor, BCD Adder | 3.3, 5.1-5.4 |
| 9 | - Decoders $2 \times 4,3 \times 8,4 \times 16$. Designing large decoders from smaller decoders <br> - Function implementation using decoders <br> - Encoders: Priority Encoders. Applications of decoders and priority encoders <br> - Multiplexers: 2x1, 4x1. Constructing large MUXs from smaller ones <br> - Function implementation using multiplexers | $\begin{aligned} & 5.2 \\ & 5.6 \\ & 4.3 \\ & 4.6 \end{aligned}$ |
| 10 | - MSI Design Examples <br> - Sequential Circuits: Latches, Clocked latches: SR, D, T and JK. <br> - Flip-Flops: Master-Slave, D-FF <br> - Designing flip-flops from other flip-flops | $\begin{gathered} 4.4-4.6 \\ 4.4-4.6 \\ 5.6,6.1,6.2 \end{gathered}$ |
| 11 | - Asynchronous/Direct Clear and Set Inputs. Setup, Hold, FF propagation delay <br> - Sequential Circuit Design. Design procedure, state diagrams and state tables <br> - Analysis of Sequential Circuits, state table, state diagram <br> - Registers, Registers with parallel load | $\begin{aligned} & 6.2 \\ & 6.3 \\ & 6.6 \end{aligned}$ |
| 12 | - Synchronous Binary Counters: Up-Down Counters <br> - Counters with Parallel load, enable, synchronous clear and asynchronous clear <br> - Use of available counters to build counters of different count <br> - Design with unused States <br> - Shift Registers. Bi-directional shift register | $\begin{aligned} & 6.6 \\ & 6.4 \end{aligned}$ |
| 13 | - Mealy vs. Moore machine <br> - Design Examples and Calculation of maximum clock frequency | 6.5 |
| 14 | - Memory devices: RAMs \& ROMs <br> - Combinational Circuit Implementation with ROMs <br> - Sequential Circuit Implementation using ROMs | $\begin{gathered} 6.4,6.5 \\ 7.1 \\ 7.6 \end{gathered}$ |
| 15 | - Programmable Logic Devices: PLAs, PALs, FPGA’a <br> - Review | $\begin{gathered} \hline 7.6,3.6 \\ 3.6 \end{gathered}$ |

Course Learning Outcomes Table

| Course Learning Outcomes | Outcome Indicators \& Details | Assessment Methods \& Metrics | Min. Weight | $\begin{gathered} \text { ABET } \\ 2000 \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1. Ability to use math and Boolean algebra in performing computations in various number systems and simplification of Boolean algebraic expressions. | Represent integer and fractional values in various number systems <br> Convert number representation from one system to another <br> Perform arithmetic operations in various number systems <br> Represent data in different binary codes including error detecting codes <br> Simplify Boolean expressions using Boolean algebra \& identities | Assignments <br> Quizzes <br> Exams | 20\% | A (H) |
| 2. Ability to design efficient combinational and sequential logic circuit implementations from functional description of digital systems. | Derive gate-level implementation of a given Boolean expression and vice versa Ability to build larger combinational functions using predefined modules (e.g., decoders, multiplexers, adders, Magnitude comparators.) <br> Ability to build a state diagram / table for both Moore \& Mealy models from functional description <br> Ability to design \& implement Moore \& Mealy model synchronous sequential circuits using different Flip-Flop types. <br> Ability to draw timing diagrams for major signals of both sequential and combination circuits | Assignments <br> Quizzes <br> Exams | 50\% | C (H) |
| 3. Ability to use CAD tools to simulate and verify logic circuits. | Ability to simulate and verify the operation of combinational circuits <br> $>$ Ability to simulate and verify the operation of sequential circuits | > Assignments | 5\% | K (L) |

## ABET 2000 COE Program Learning Outcomes

(a) an ability to apply knowledge of mathematics, science, and engineering
(b) an ability to design and conduct experiments, as well as to analyze and interpret data
(c) an ability to design a system, component, or process to meet desired needs
(d) an ability to function as an effective team member
(e) an ability to identify, formulate, and solve engineering problems
(f) an understanding of professional and ethical responsibility
(g) an ability to communicate effectively
(h) the broad education necessary to understand the impact of engineering solutions in a global and societal context
(i) a recognition of the need for, and an ability to engage in life-long learning
(j) knowledge of contemporary issues
(k) an ability to use the techniques, skills, and modern engineering tools necessary for engineering practice
(l) Knowledge of Probability and Statistics and their applications in Computer Engineering
(m)Knowledge of Discrete Mathematics
(n) The ability to design a system that involves the integration of hardware and software components

