# A NEW STATIC DIFFERENTIAL CMOS LOGIC WITH SUPERIOR LOW POWER PERFORMANCE

# Muhammad E. S. Elrabaa

## Computer Engineering Dept., King Fahd University of Petroleum and Minerals

# ABSTRACT

A new differential static CMOS logic (DSCL) family is devised. The new circuit is fully static, making it simple to design. The circuit topology of the DSCL and its operation is explained. Its performance in terms of delay, power, and area is compared to that of conventional static differential logic and dynamic differential logic. Spice simulations using a 0.18 µm technology with a power supply of 1.8V was utilized to evaluate the performance of the three circuits. Two different sets of simulations were carried out; one with equal input capacitances of all circuits and another with equal circuit delays. For each design, all circuits were optimized for minimum delay. It is shown that at equal input capacitance, the DSCL achieved 40% less delay than the DCVSL at one third the power. Also, at equal delay, the DSCL achieved 20% of the power dissipation of the DCVSL and 78% of the DDCVSL making it the most energy-efficient among the three circuits.

# 1. INTRODUCTION

One of the first realization of static differential CMOS logic known as the Differential Cascode Voltage Switch Logic (DCVSL) was introduced in 1984 [1]. Since then researchers have shown great interest in differential logic. This is due to its potential to efficiently realize complex logic functions such as XOR/XNOR and multiplexing which form the basic building blocks for most datapath units (e.g. adders, multipliers, registers ...etc.). Also due to their dual rail nature, they can be used to implement self-timed logic [2]. A completion signal is generated when the two rails are different (i.e. after the switching is complete).

Many changes to the basic DCVSL, shown in Figure 1, were proposed to improve its performance. In [3] many of these techniques were evaluated. They ranged from static techniques with reduced internal voltage swings to dynamic techniques with differential gate. In that work, the dynamic implementation of the DCVSL, Figure 2, was shown to be the fastest and most energy-efficient technique. Recently, more dynamic techniques were proposed [4,5] with improved power/delay performance over the conventional differential Domino. However, these techniques add huge design complexity and require complex clocking.

In all of these techniques, the static ones slightly improved the speed at the expense of increasing the power consumption. The dynamic techniques significantly improved the speed but increased the power even further. This is due to the increased activity factor (switching probability) resulting from the fact that one of the two outputs of a dynamic differential gate will always switch during evaluation. This property of dynamic circuits has limited its use to highly critical paths where power is sacrificed for speed.

In the next section the operation of the conventional DCVSL will be briefly explained to point out the cause of the inherited low performance of these gates. The newly proposed static differential logic, called differential static CMOS logic (DSCL), will be introduced in section 3. Performance comparisons, in term of speed and power, with conventional DCVSL and dynamic DCVSL are presented in section 4. Finally, conclusions are presented in section 5. All simulations were carried out using a 0.18  $\mu$ m technology with a power supply of 1.8V.

## 2. CONVENTIONAL DCVSL

As shown in Figure 1, the DCVSL gate does not have a full pull-up logic tree. Instead, a latch made of two backto-back PMOSFETs is used to transform the logic 0 of one output to logic 1 on the other. This means that the output switching from low-to-high (L-H) will always lag the output switching from high-to-low (H-L) as shown in Figure 3. Also the output having an H-L transition will suffer from contention between the NMOS logic tree and the pull-up PMOS which is initially ON. This contention, as evident from Figure 3, causes the H-L output transition to have a slow last portion. These two facts cause the degraded performance of DCVSL gates in the form of:

 A slower speed since the L-H edge is always lagging the H-L edge. In fact, since the H-L output transition is initiated by L-H transitions at the inputs, this effect is compounded over multi-logic levels. Hence the total delay of a DCVSL logic path will equal the sum of H-L propagation delays of the path's gates, not the average of the H-L and L-H gate delays as with other logic families. 2. An increased power dissipation due to the contention between the PMOS and NMOS logic tree.



Figure 1. The circuit topology of the conventional DCVSL gate (a 2-input XOR/XNOR).



Figure 2. The dynamic DCVSL (DDCVSL) gate



DCVSL gate.

The dynamic version of the DCVSL eliminates the contention problem by pre-charging the outputs to VDD as shown in Figure 2. However this gate suffers from the following:

- 1. Complexity of design: The timing of the clock signal is very crucial. If the clock arrives to a gate too early, while all the inputs to the gate are still pre-charged high, both outputs will start discharging. This will cause an increased delay as well as power (due to contention at both outputs of the gate). If the clock is made too slow, then it gets into the delay path; i.e. the path delay would be determined by the clock rather than the logic function being evaluated. All this mean that the clock distribution circuits would have to be carefully designed and checked against all process/supply/temperature corners. Also, differing path delays cause the inputs to a gate to arrive at different times, producing false output transitions. Again, careful design must be employed to eliminate these conditions or reduce them.
- 2. Increased dynamic power due to the higher activity factor (switching probability) of DDCVSL gates and false transitions. In fact, due to its dual rail, the switching activity of DDCVSL gates is 100% (i.e. one of the outputs will always switch in every clock cycle).

## 3. THE NEW DSCL

The new DSCL gate, illustrated in Figure 4, is obtained by adding a PMOS logic tree pull-up section. Hence the output L-H transition starts at the same time as the H-L transition The PMOS pull-up latch is still retained to assist with the pull-up. However, the contention with the NMOS pull-down tree is greatly reduced by the PMOS pull-up tree. This makes the L-H and H-L transition delays almost equal, as illustrated in Figure 5. For this figure, the PMOS/NMOS size ratio was set equal to the devices' mobility ratio (i.e.  $\approx 2.5$ ). The total device sizes per input (and hence the input capacitance) and the load capacitance (50 fF) were made equal to that of the DCVSL case. Also, the PMOS latch transistors was made smaller than the DCVSL case since the pull-up action is mainly done by the PMOS logic tree, thus reducing the contention (and power) further. As the figure shows, the DSCL gate had an average propagation delay that is 40% less than the L-H delay of the DCVSL gate. As was explained in section 2, the L-H delay of the DCVSL determines the whole path delay and that is why it is considered for the comparison.

Figure 6 shows the supply currents for the DCVSL and DSCL gates during switching. As the figure shows, the peak supply current of the DSCL gate is almost one third of the DCVSL's. The power ratio between the DCVSL and DSCL was **3.48** (i.e. the DSCL had a **72%** less power consumption). This difference is due to the contention in the DCVSL gate.



Figure 4. The circuit topology of the new DSCL gate (a 2-input XOR/XNOR).



Figure 5. The input/output waveforms of the new DSCL gate.

## 4. PERFORMANCE COMPARISONS

The performance of the new DSCL was compared to that of the DCVSL and the DDCVSL utilizing an 8-bit carryripple-adder and SPICE simulations. This type of adder is very efficiently implemented by the differential circuits at hand. The worst case delay and average power consumption were evaluated for the three circuit types. Two types of comparisons were made; 1) Equal input capacitance comparison and 2) Equal delay comparisons. For all simulations the load capacitances at the adders outputs were set to 100 fF.



Figure 6. The supply currents of the DCVSL and the new DSCL gates during output switching.

### 4.1 Equal input capacitance comparisons

The following design procedure was used in designing the 3 adders for these comparisons:

- For the conventional DCVSL and the new DSCL implementations, the sizes of the PMOS latch transistors were optimized for minimum delay for each circuit.
- 2. For the DSCL circuit, these sizes were also optimized in conjunction with the optimum P/N device size ratios (between the N and P logic trees).
- 3. For the DDCVSL implementation, the clocked PMOS devices were sized such that the total precharging time is equal to the total delay. This is a standard design practice for such dynamic circuits to ensure they pre-charge within the low clock phase. This is especially important for this type of circuits since the pre-charging process actually 'propagates' from one logic level to the next. As for the PMOS latch transistors, the same size that was obtained for the conventional DCVSL implementation was used. This is to ensure that if a false transition occurs to a gate's output, it will be corrected with a worst case delay equal to that of an equivalent DCVSL gate.
- 4. Also to reduce glitches and false transitions, the clock was delayed between the different logic stages as shown in Figure 7 below. The clock timing was optimized to get the maximum speed out of the DDCVSL adder. This also minimized false transitions and the associated increase in power consumption. The first clock inverter was added to account for the power consumed by the clocked devices in the first two logic stages.

Table 1 below summarize the normalized results of the 3 circuit types. The following can be observed:

- 1. The conventional DCVSL adder had a significantly worst delay due to the compounded effect of the slow L-H output transitions.
- 2. As expected the DDCVSL achieved the highest speed (almost 2x of the DCVSL) since there is no

dependency on the PMOS transistors for pull-up during evaluation. However, this came at the cost of 1.5x increase in power which is due to the higher activity factor.

- 3. The new DSCL achieved a 1.6x speed improvement over the DCVSL with actual one third of the power, a very significant result. This is due to the elimination of contention combined with its lower activity factor.
- 4. The DSCL achieved the lowest power-delay product of the three circuits making it the most energy efficient of the three.



Figure 7. The clocking methodology for the DDCVSL adder. Total number of logic levels is 8.

Table 1. Normalized simulation results for the 3 adders.

	DCVSL	DDCVSL	DSCL
Delay	1 <u>X</u>	0.51X	0.62X
Power	1X	1.53X	0.33X
<b>Pwr-Del Product</b>	1X	0.78X	0.21X

### 4.2 Equal delay comparisons

The DSCL adder was redesigned to have an equal delay to that of the DCVSL implementation. Table 2 below summarize the results of comparisons between the two adders. The area of each adder was estimated as the total active area (i.e. the total width of all transistors). While this is not an accurate estimation of the absolute area, it serves as a good estimate for the relative area ratio of the two adders. Again, the DSCL adder achieved a power that is about 20% of that of the DCVSL adder at 40% of the area. It can also be noted that the power-delay ratio between the two adders remain at 0.22x, which affirm the correctness of the design procedure.

 Table 2. Normalized simulation results for DCVSL and DSCL adders

	DCVSL	DSCL
Power	1X	0.22X
Area (Active)	1X	0.4X

The original DSCL adder was also compared with a re-designed DDCVSL adder with equal delay. The new DDCVSL adder was completely re-designed along with its clock distribution circuitry to eliminate glitches and false transitions at the required delay. The results of simulations are summarized in Table 3 below. The DSCL achieved a 22% less power; however, its area was 60% larger. This is due to the fact that the delay of these adders is dominated by the internal fan out rather than the external load. The DDCVSL adder had to be made very small to have an equal delay to that of the DSCL adder.

 Table 3. Normalized simulation results for DDCVSL and DSCL adders.

	DDCVSL	DSCL
Power	1X	0.78X
Area (Active)	1X	1.6X

# 5. CONCLUSIONS

A new fully static differential CMOS logic circuit (DSCL) was devised. This circuit eliminates the contention between the PMOS back-to-back latch transistors and the pull-down Logic tree that existed in conventional DCVSL circuits. The performance of the DSCL circuit was compared to that of the DCVSL and the dynamic DCVSL using SPICE simulations of 8-bit CRAs. For the same input capacitance, the new DSCL achieved 40% less delay than the DCVSL at one third the power, a very significant accomplishment. Though the dynamic DCVSL achieved the lowest delay, this was at the cost of a 1.5x increase in power over the DCXVSL and 5x over the DSCL. This very high power of the DDCVSL, added to the difficulty of design, makes the DSCL a very attractive option. At equal delay, the DSCL achieved 20% of the power dissipation of the DCVSL and 78% of the DDCVSL, making the DSCL the most energy efficient among all differential circuits since DDCVSL was shown in [3] to be the most energy-efficient among all other differential CMOS logic families.

#### Acknowledgement

The author is grateful for the facilities support provided by King Fahd University of Petroleum and Minerals.

#### 6. REFERENCES

[1] L. G. Heller, et. al., "Cascode voltage switch logic: A differential cmos logic family," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 1984, pp. 16-17.

[2] Y. K. Tan and Y. C. Lim, "Self-Timed precharge latch," in Proc. Int. Symp. Circuits and Systems., 1990, pp. 566-569.

[3] P. Ng, P. T. Balsara, and D. Steiss, "Performance of CMOS Differential Circuits," *IEEE J. of Solid-State Circuits*, vol. 31, no. 6, pp. 841-846, June 1996.

[4] M. W. Allam and M. I. Elmasty, "Dynamic Current Mode Logic (DyCML): A new low-power high-performance logic style," *IEEE J. of Solid-State Circuits*, vol. 36, no. 3, pp. 550-558, March 2001.

[5] A. M. Fahim and M. I. Elmasry, "Low-Power High-Performance Arithmetic Circuits and Architectures," *.IEEE J.* of Solid-State Circuits, vol. 37, no. 1, pp. 90-94, January 2002.