# King Fahd University of Petroleum & Minerals Computer Engineering Dept

**COE 202 – Fundamentals of Computer Engineering** 

**Term 081** 

Dr. Ashraf S. Hasan Mahmoud

Rm 22-148-3

Ext. 1724

Email: ashraf@kfupm.edu.sa

2/14/2008

Dr. Ashraf S. Hasan Mahmoud

# Background – Binary Addition – Adding Bits

- Adding Binary bits:
  - $0 + 0 \rightarrow 0$  and the carry is 0
  - $0 + 1 \rightarrow 1$  and the carry is 0
  - $1 + 0 \rightarrow 1$  and the carry is 0
  - $1 + 1 \rightarrow 0$  and the carry is 1
- Hence one can write the following truth table:
  - $A_i + B_i \rightarrow S_i$  and the carry is  $C_{i+1}$
- Note that S<sub>i</sub> and C<sub>i+1</sub> are two functions, each depends on A<sub>i</sub> and B<sub>i</sub>

A <sub>i</sub>	$B_{i}$	S <sub>i</sub>	$C_{i+1}$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# Background – Binary Addition – Adding Bits (2)


• The functions S<sub>i</sub> and C<sub>i+1</sub> are given by

$$S_i = \overline{A_i}B_i + A_i\overline{B_i} = A_i \oplus B_i$$

and

$$C_{i+1} = A_i B_i$$

Logic circuit is shown



**Half Adder Circuit** 

This known as HALF Adder – It does not take into account incoming carry signal (see FULL Adder description – next)

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# **Background - Binary Addition**

- Adding n-bit binary numbers:
  - Example: Add the following two numbers 101001 and 1101
    - 0 0 1 0 0 1 0
- ← Carry generated
- 1 0 1 0 0 1 + 0 0 1 1 0 1
- → Number A
- 0 1 1 1 1 1 0
- → Number B

→ Summation

- In general we have
  - $C_n$   $C_{n-1}$   $C_{n-2}$  ...  $C_2$   $C_1$   $C_0$
- ← Carry generated
- → Number A
  → Number B
- Note first carry in signal  $(C_0)$  is always ZERO

 $\mathtt{C_n} \ \mathtt{S_{n-1}} \ \mathtt{S_{n-2}} \ \ldots \ \mathtt{S_2} \ \mathtt{S_1} \ \mathtt{S_0}$ 

• The binary number (c\_n s\_{n-1} s\_{n-2} ... s\_2 s\_1 s\_0) is the summation result

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

,

# **Full Adder Circuit**

- But in cases like the previous example, we need to add two bits in addition to the carry signal coming adding the previous two bits
- Hence one can write the following truth table:

 $A_i + B_i + C_i \rightarrow S_i$  and the carry is  $C_{i+1}$ 

$\mathbf{A}_{i}$	$\mathbf{B_{i}}$	$\mathbf{C}_{i}$	Si	$C_{i+1}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


12/14/2008


Dr. Ashraf S. Hasan Mahmoud

5

# **Full Adder Circuit (2)**

• The logic functions for S<sub>i</sub> and the carry is C<sub>i+1</sub> are





$$S_{i} = \overline{A_{i}} \overline{B_{i}} C_{i} + \overline{A_{i}} \overline{B_{i}} \overline{C_{i}} + A_{i} \overline{B_{i}} \overline{C_{i}} + A_{i} B_{i} C_{i} \qquad C_{i+1} = A_{i} B_{i} + A_{i} C_{i} + B_{i} C_{i}$$

$$S_{i} = A_{i} \oplus B_{i} \oplus C_{i} \qquad C_{i+1} = A_{i} B_{i} + C_{i} (A_{i} + B_{i})$$

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$
$$C_{i+1} = A_i B_i + C_i (A_i + B_i)$$


$$C_{i+1} = A_i B_i + C_i (A_i \oplus B_i)$$

12/14/2008

Dr. Ashraf S. Hasan Mahmoud




The logic circuits for S<sub>i</sub> and the carry is C<sub>i+1</sub> are





Using the standard form, the circuit is



 $\tau$  is the logic gate delay (including the inverter)  $S_i$  output is available after  $3\tau$  delay


C<sub>i+1</sub> output is available after 2τ delay

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# **Ripple Carry Adder**

 Using the FA block one can construct an n-bit binary adder as in



- The number  $(C_n S_{n-1} S_{n-2} \dots S_2 S_1 S_0)_2$  is equal to the summation of  $(A_{n-1} A_{n-2} \dots A_2 A_1 A_0)_2$  and  $(B_{n-1} B_{n-2} \dots B_2 B_1 B_0)_2$
- Note that C<sub>0</sub> is set to zero to get the right result
- If C<sub>0</sub> is set to 1, Then the result is equal to A + B + 1

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

9

# **Ripple Carry Adder Delay**

- Time to get the summation:
  - Assume: If  $\tau$  is the gate delay, then for a FA block, the  $S_i$  output is available after  $3\tau$  while the  $C_{i+1}$  output is available after  $2\tau$  refer to FA structure
  - Apply the inputs at t = 0
  - The  $C_1$  signal is generated at  $t = 2\tau$
  - The C<sub>2</sub> signal is generated at t = 2X2τ
  - The  $C_3$  signal is generated at  $t = 3X2\tau$
  - . . .
  - The C<sub>n-1</sub> signal is generated at t = (n-1)X2τ
  - The  $S_n$  signal is generated at  $t = (n-1)X2\tau + 3\tau$
  - The  $C_n$  signal is generated at  $t = nX2\tau$
- Hence, total delay is 2nτ

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# **Ripple Carry Adder Delay (2)**

- The disadvantage:
  - The outputs (C and S) of one stage carry and summation can not be generated till the outputs of the previous stage are generated (Ripple effect)
- Delay is linearly proportional to n (size of binary number) – this is undesired
  - This means longer delays for longer word sizes

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

11

# **Carry Lookahead Adder**

- n is the size of the binary number or the word size for the ALU
- Ripple carry adder results in delay that increases linearly with size of binary number, n
- To design fast CPUs you need fast logic circuits
- It is desirable to get the summation with a fixed delay that does not depend on n
- The carry lookahead adder provides just that

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# **Carry Lookahead Adder Design**

- The reason for the long delay is the time to propagate the carry signal till it reaches the final FA stage
- Let's examine the FA logic again (refer to FA section)
- The carry signal at the i<sup>th</sup> stage is given by  $C_{i+1} = A_i B_i + C_i (A_i \oplus B_i)$

which could be written as  $C_{i+1} = G_i + P_i C_i$ if we define  $G_i = A_i B_i$  and  $P_i = A_i \oplus B_i$ 

 G<sub>i</sub> and P<sub>i</sub> are referred to as the generate and propagate signals, respectively


12/14/2008

Dr. Ashraf S. Hasan Mahmoud

13

### **Carry Lookahead Adder Design (2)**

 The new design for the FA block is as follows:




12/14/2008

Dr. Ashraf S. Hasan Mahmoud

### **Carry Lookahead Adder Design (3)**

A partial Adder block



If we use the standard form,

 $\boldsymbol{\tau}$  is the logic gate delay (including the inverter)

 $S_{i}$  output is available after  $3\tau$  delay

 $G_i$  output is available after  $\tau$  delay

 $P_i$  output is available after  $\tau$  delay

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

15

# **Carry Lookahead Adder Delay**

- C<sub>0</sub> (the carry signal for first stage) is set to zero
- $C_1$  is equal to  $G_0 + P_0C_0$ 
  - It takes  $2\tau$  to generate this signal
- $C_2$  is equal to  $G_1 + P_1C_1 = G_1 + P_1(G_0 + P_0C_0) = G_1 + P_1G_0 + P_1P_0C_0$ 
  - It takes  $2\tau$  to generate this signal
- $C_3$  is equal to  $G_2 + P_2C_2 = G_2 + P_2(G_1 + P_1G_0 + P_1P_0C_0) = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$ 
  - It takes  $2\tau$  to generate this signal

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# **Carry Lookahead Adder Delay (2)**

- $C_4$  is equal to  $G_3 + P_3C_3 = G_3 + P_3(G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0) = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0C_0$ 
  - It takes  $2\tau$  to generate this signal
- In general,  $C_{i+1}$  is given by  $C_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + ... + P_i P_{i-1} ... P_1 G_0 + P_i P_{i-1} ... P_1 P_0 C_0$


12/14/2008

Dr. Ashraf S. Hasan Mahmoud

17

# **Carry Lookahead Adder**

• Block Diagram for 4-bit CLA



12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# **Carry Lookahead Adder Delay (3)**

- Any carry signal depends only on C<sub>0</sub> and the generate (G) and propagate (P) functions only – It does not depend on the previous carry signal (except C<sub>0</sub> which is readily available)
- The generate (G) and propagate (P) signals can be generated simultaneously with one gate delay  $\tau$  for all stages
- Hence all carry signals at all stages can be available after  $3\tau$  delay

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

19

# **Carry Lookahead Adder Delay (4)**

- Total Delay:
  - Assume all inputs (A, B, and C<sub>0</sub>) were available at t = 0
  - All G and P functions will be available at t = τ
  - All carry signals ( $C_1 \dots C_{n-1}C_n$ ) will be available at  $t = \tau + 2\tau = 3\tau$
  - The  $S_{n-1}$  signal will be available at  $t = 3\tau + 3\tau = 6\tau$
- Note delay to get summation is FIXED and does NOT depend on word size n – desirable feature

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# **Carry Lookahead Adder - Refined**

- One Last issue to solve:
- C4 signal requires gates with 5 inputs
- C<sub>5</sub>, C<sub>6</sub>, etc will require gates with > 5 inputs This is undesirable (higher delay)
- Note the structure of function for C<sub>4</sub> = G<sub>3</sub> + P<sub>3</sub>G<sub>2</sub> + P<sub>3</sub>P<sub>2</sub>G<sub>1</sub>+ P<sub>3</sub>P<sub>2</sub>P<sub>1</sub>G<sub>0</sub> + P<sub>3</sub>P<sub>2</sub>P<sub>1</sub>P<sub>0</sub>C<sub>0</sub>
  - Let  $G_{0-3} = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 \rightarrow group$ generate function
  - Let P<sub>0-3</sub> = P<sub>3</sub>P<sub>2</sub>P<sub>1</sub>P<sub>0</sub> → group propagate function
  - Then C<sub>4</sub> can be written as

 $C_4 = G_{0-3} + P_{0-3}C_0$ 

 Hence the function for C<sub>4</sub> is very similar to that for C<sub>1</sub> – but it uses group generate/propagate functions as opposed to generate/propagate


12/1**functions** 

Dr. Ashraf S. Hasan Mahmoud

21

# **Carry Lookahead Adder - Refined (2)**

4-bit CLA block




Accepts two 4-bit numbers A and B with initial carry signal  $C_0$  Generates 4-bit summation in addition to group generate/functions To do 4-bit additions – one needs to add logic to generate  $C_4$  signal using  $C_{0-3}$ ,  $C_{0-3}$ , and  $C_0$ 

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# Carry Lookahead Adder - General

Block Diagram for 16-bit CLA



- $C_{16}$  (and all other carry signals) are available two gate delays after the time needed to generate the group generate/propagate signals.
- Group propagate signal requires one gate delay while group generate requires two gate delays
- Hence,  $C_{16}$  is available 5 gate delays after A, B and  $C_0$  are applied as inputs (assuming standard forms)


12/14/2008

Dr. Ashraf S. Hasan Mahmoud

2

### **n-Bit Adder General**

- Diagram used in most text books
  - · Could be ripple carry adder or carry lookahead adder



### **Binary Numbers - Review**

- Computers use fixed n-bit words to represent binary numbers
- It is the user (programmer) who makes the distinction whether the number is signed or unsigned
- Example:

```
main(){
  unsigned int X, Y;
  int W, Z;
  ...
}
```

 X and Y are defined as unsigned integers while W and Z are defined as signed integers

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

25

# **Addition of Unsigned Numbers - Review**

- For n-bit words, the UNSIGNED binary numbers range from  $(0_{n-1}0_{n-2}...0_10_0)_2$  to  $(1_{n-1}1_{n-2}...1_11_0)_2$  i.e. they range from 0 to  $2^{n-1}$
- When adding A to B as in:

- If C<sub>n</sub> is equal to ZERO, then the result DOES fit into n-bit word (S<sub>n-1</sub> S<sub>n-2</sub> ... S<sub>2</sub> S<sub>1</sub> S<sub>0</sub>)
- If C<sub>n</sub> is equal to ONE, then the result DOES NOT fit into n-bit word

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# **Subtraction of Unsigned Numbers - Review**

- How to perform A B (both defined as unsigned)?
- Procedure:
  - Add the the 2's complement of B to A; this forms A + (2<sup>n</sup> B)
  - 2. If (A >= B), the sum produces end carry signal  $(C_n)$ ; discard this carry
  - If A < B, the sum does not produce end carry signal (C<sub>n</sub>); result is equal to 2<sup>n</sup> – (B-A), the 2's complement of B-A – Perform correction:
    - Take 2's complement of sum
    - Place –ve sign in front of result
    - Final result is –(A-B)

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

27

# **Subtraction of Unsigned Numbers – Review (2)**

- Example: X = 1010100 or (84)<sub>10</sub>, Y = 1000011 or (67)<sub>10</sub> Find X-Y and Y-X
- Solution:

A) X - Y: X = 1010100

2's complement of Y = 0111101

Sum = 10010001

Discard C<sub>n</sub> (last bit) = 0010001 or  $(17)_{10} \leftarrow X - Y$ 

B) Y - X: X = 1000011

2's complement of X = 0101100

Sum = 1101111

C<sub>n</sub> (last bit) is zero → need to perform correction Y - X = -(2's complement of 1101111) = -001001

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

### 2's Complement Review

- For n-bit words, the 2's complement SIGNED binary numbers range from -(2<sup>n-1</sup>) to +(2<sup>n-1</sup>-1)
   e.g. for 4-bit words, range = -8 to +7
- Note that MSB is always 1 for -ve numbers, and 0 for +ve numbers

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

29

# 2's Complement Review (2)

```
    Consider the following Example:
    How to represent –9 using 8-bit word?
```

A) Using signed magnitude:

```
(+9)_{10} = (00001001)_2 \rightarrow (-9)_{10} = (10001001)_2
```

The most significant bit is 1 (-ve number)

B) Using 1's complement:

```
M = 2^{n}-1, -9 in 1s complement = M - 9 = (111111111)_{2} - (00001001)_{2} = (11110110)_{2}
```

C) Using 2's complement:

```
M = 2^n, -9 in 2s complement = M - 9 = (100000000)_2 - (00001001)_2 = (11110111)_2
```

Or simply:

1's complement: invert bits of number

2's complement: invert bits of number and add one to it

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

### **Subtraction of Signed Numbers**

- Any carry out of sign bit position is DISCARDED
- -ve results are automatically in 2's complement form (no need for an explicit –ve sign)!

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

31

# **Subtraction of Signed Numbers** (2)

 Subtraction of two signed binary number when negative numbers are in 2's complement is simple: How to do A – B?


Take the 2's complement of the subtrahend B (including the sign bit) and add it to the minuend A (including the sign bit). A carry out of the sign bit position is discarded

Minuend → A
Subtrahend → -B
Result → D

12/14/2008 Dr. Ashraf S. Hasan Mahmoud

# **Subtractor - Background**

• What is the number B equal to?



# B is equal to A


12/14/2008

Dr. Ashraf S. Hasan Mahmoud

33

# **Subtractor – Background (2)**


What is the number B equal to?



B is equal to 1's complement of A  $(B_i = A_i')$ 

12/14/2008


Dr. Ashraf S. Hasan Mahmoud



Dr. Ashraf S. Hasan Mahmoud


35

12/14/2008





• What is the number S equal to?



If (Control = 0) S = A+BElse (Control = 1) S = B - A

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

37

### **Overflow Conditions**

- Computers use fixed word sizes to represent numbers
- Overflow flag: result addition or subtraction does NOT fit the fixed word size
- Examples: consider 8-bit words and using signed numbers

carries:	<mark>0 1</mark> 000 0000	carries	<mark>1 0</mark> 110 0000
+70	0100 0110	-70	1011 1010
+80	0101 0000	-80	1011 0000
+150	1001 0110	-150	0110 1010

 Note both operation produced the wrong answer –because +150 or –150 are OUTSIDE the range of allowed number (only from –128 to +127)!

Note that when  $C_{n-1}$  and  $C_n$  are different the results is outside the allowed range of numbers

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# **Overflow Conditions (2)**

- When n-bit word is used to represent UNSINGED binary numbers:
  - Carry signal  $(C_n)$  resulting from adding the last two bits  $(A_{n-1} \text{ and } B_{n-1})$  detects an overflow

```
If (C<sub>n</sub> == 0) then {
    // no carry and no overflow, but correction step is
    required for //subtraction
    correction_step: final result = -1 X 2's complement of
    result;
}
else {
    // overflow for addition, but no correction step is
    //required for subtraction
    process_overflow;
}
Dr. Ashraf S. Hasan Mahmoud
```

# **Overflow Conditions (3)**


- When n-bit word is used to represent SINGED binary numbers:
  - Carry signal into n-1 position (C<sub>n-1</sub>) and the one resulting from adding the last two bits (A<sub>n-1</sub> and B<sub>n-1</sub>) determine an overflow → Let overflow bit V = C<sub>n-1</sub> XOR C<sub>n</sub>


```
If (V == 0) then {
    // no overflow, and addition/subtraction result is correct
    ;
}
else {
    // overflow has occurred for addition/subtraction, result
    // requires n+1 bits
    process_overflow;
}
```


12/14/2008


Dr. Ashraf S. Hasan Mahmoud

40









# **Decimal Arithmetic – Adding 2 BCD** digits

 Valid BCD digits:0, 1, 2, ..., 9 Design a circuit that adds two BCD digits **Example:** 0 ->carry in 1 1 0 BCD carry 1 4 4 8 1000 →1st digit 0100 0100 + 4 8 9 0100 1000 1001 →2st digit 9 3 7 Binary sum 1001 1101 1 0001 →add 6 if > 9 Add 6 0110 0110 \_\_\_\_ \_\_\_\_ 1 0011 1 0111 → carry out BCD sum 0111 →BCD sum digit BCD result 1001 0011 12/14/2008 Dr. Ashraf S. Hasan Mahmoud 45

# When the BCD Sum is Greater Than 9?

1. When the sum of two digits generates a carry (see previous example)


### OR


- 2. Sum of the two digits is 1010, 1011, 1100, 1101, 1110, 1111 (See problem 3-11 page 170)
  - If the sum is denoted by Z<sub>3</sub>Z<sub>2</sub>Z<sub>1</sub>Z<sub>0</sub> then F = Z<sub>1</sub>Z<sub>3</sub> + Z<sub>2</sub>Z<sub>3</sub> is equal to 1 only if the number Z<sub>3</sub>Z<sub>2</sub>Z<sub>1</sub>Z<sub>0</sub> is an invalid BCD digit
- Hence, to detect an invalid summation result where a correction (adding 6 is required) we need:

$$F = carry + Z_1Z_3 + Z_2Z_3$$

12/14/2008


Dr. Ashraf S. Hasan Mahmoud





# **Example**

- Design a circuit to sum three 4-bit binary
- Hint: Use two blocks of 4-bit adders plus any needed logic



12/14/2008

Dr. Ashraf S. Hasan Mahmoud

49

# **Example: cont'd**

- Solution:
- - Inputs:
     First 4-bit number X = X3X2X1X0Second 4-bit number Y = Y3Y2Y1Y0
    - Third 4-bit number Z = Z3Z2Z1Z0
- Output:

X3 X2 X1 X0 Y3 Y2 Y1 Y0 Z3 Z2 Z1 Z0

F5 F4 F3 F2 F1 F0 → What is the size of out output? Why?

- Procedure: Add X to Y first get the result and then add it to Z
- Step 1: Addition of X and Y
  - A 4-bit adder is required. This addition will result in a sum and a possible carry, as follows:

X3 X2 X1 X0 Y3 Y2 Y1 Y0 C4 S3 S2 S1 S0

. Note that the input carry Cin = 0 in this 4-bit adder

12/14/2008

Dr. Ashraf S. Hasan Mahmoud

# **Example: cont'd**

- Solution:
- Step 2: Addition of S and Z
  - This resulting partial sum (i.e. S3S2S1S0) will be added to the third 4-bit number Z3Z2Z1Z0 by using another 4-bit adder as follows, resulting in a final sum and a possible carry:

where F3F2F1F0 represents the final sum of the three inputs X, Y, and Z. Again, in this step, the input carry to this second adder will also be zero

- Notice that in Step 1, a carry C4 was generated in bit position 4, while in Step 2, another carry D4 was generated also in bit position 4. These two carries must be added together to generate the final Sum bits of positions 4 and 5 (F4 and F5).
- Adding C4 and D4 requires a half adder. Thus, the output from this circuit will be six bits, namely F5 F4 F3F2F1F0

12/14/2008 Dr. Ashraf S. Hasan Mahmoud 5

# • Solution: • Function: X3 X2 X1 X0 Y3 Y2 Y1 Y0 + Z3 Z2 Z1 Z0 + F5 F4 F3 F2 F1 F0 Dr. Ashraf S. Hasan Mahmoud • Solution: Y3 Y2 Y1 Y0 + 4-bit Adder 4-bit Adder Cin =0 4-bit Adder F3 F2 F1 F0 F5 F4 F3 F2 F1 F0