









MIPS – Comparison Instructions	
sltu (set less than unsigned)	
Instruction Mnemonic : sltu rd, rs, rt ;where rs, rt, rd are registers,	
Meaning : if (rs < rt) then rd = 1 else rd = 0	
Example : sltu \$s1, \$s2, \$s3 ; if (\$s2 < \$s3) then \$s1=1 else \$s1=0	
□ sltiu (set less than immediate unsigned)	
 Instruction Mnemonic : sltiu rd, rs, const ;where rs, rd are registers, ; const is a 16-bit constant 	
if (rs < const) then $rd = 1$ else $rd = 0$	
Example : sltiu \$s1, \$s2, 100 ; if (\$s2 < 100) then \$s1=1 else \$s1=0	
Lecture Slides on Computer Architecture ICS 233 @ Dr A R	6

$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	SLT Instructions								
slt rd, rs, rt rd=(rs <rt?1:0)< th=""> op⁶ = 0 rs⁵ rt⁵ rd⁵ 0 0x2a sltu rd, rs, rt rd=(rs<rt?1:0)< td=""> op⁶ = 0 rs⁵ rt⁵ rd⁵ 0 0x2b slti rt, rs, imm¹⁶ rt=(rs<imm?1:0)< td=""> 0xa rs⁵ rt⁵ imm¹⁶ sltiu rt, rs, imm¹⁶ rt=(rs<imm?1:0)< td=""> 0xb rs⁵ rt⁵ imm¹⁶</imm?1:0)<></imm?1:0)<></rt?1:0)<></rt?1:0)<>	Instruction Meaning Format								
sltu rd, rs, rt rd=(rs <rt?1:0)< th=""> op⁶ = 0 rs⁵ rt⁵ rd⁵ 0 0x2b slti rt, rs, imm¹⁶ rt=(rs<imm?1:0)< td=""> 0xa rs⁵ rt⁵ imm¹⁶ sltiu rt, rs, imm¹⁶ rt=(rs<imm?1:0)< td=""> 0xb rs⁵ rt⁵ imm¹⁶</imm?1:0)<></imm?1:0)<></rt?1:0)<>	slt	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>op⁶ = 0</td><td>rs⁵</td><td>rt⁵</td><td>rd⁵</td><td>0</td><td>0x2a</td></rt?1:0)<>	op ⁶ = 0	rs⁵	rt ⁵	rd⁵	0	0x2a
sltirt, rs, imm16rt=(rs <imm?1:0)< th="">0xars5rt5imm16sltiurt, rs, imm16rt=(rs<imm?1:0)< td="">0xbrs5rt5imm16</imm?1:0)<></imm?1:0)<>	sltu	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>op⁶ = 0</td><td>rs⁵</td><td>rt⁵</td><td>rd⁵</td><td>0</td><td>0x2b</td></rt?1:0)<>	op ⁶ = 0	rs⁵	rt ⁵	rd ⁵	0	0x2b
sltiu rt, rs, imm ¹⁶ rt=(rs <imm?1:0) 0xb="" rs<sup="">5 rt⁵ imm¹⁶</imm?1:0)>	slti	rt, rs, imm ¹⁶	⁶ rt=(rs <imm?1:0) 0xa="" rs<sup="">5 rt⁵ imm¹⁶</imm?1:0)>						
	sltiu rt, rs, imm ¹⁶ rt=(rs <imm?1:0)< th=""> 0xb rs⁵ rt⁵ imm¹⁶</imm?1:0)<>							16	
Architecture ICS 233 @ Dr A R									





10



Branch Instructions							
Inst	ruction	Meaning			Forr	nat	
beg	rs, rt, label	branch if (rs == rt)	$op^{6} = 4$	rs⁵	rt ⁵	imm ¹⁶	
bne	rs, rt, label	branch if (rs != rt)	op ⁶ = 5	rs⁵	rt ⁵	imm ¹⁶	
blez	rs, label	branch if (rs<=0)	op ⁶ = 6	rs⁵	0	imm ¹⁶	
bgtz	rs, label	branch if (rs > 0)	op ⁶ = 7	rs⁵	0	imm ¹⁶	
bltz	rs, label	branch if (rs < 0)	op ⁶ = 1	rs⁵	0	imm ¹⁶	
bgez	bgez rs, label branch if (rs>=0) op ⁶ = 1 rs ⁵ 1 imm ¹⁶						
	Lecture Slides on Computer 12 Architecture ICS 233 @ Dr A R						







