





The MIPS CPU	
MIPS CPU originated from research project at Stanford, most successful and flexible CPU design of the 1990s	
MIPS CPUs were found in SGI graphics workstations, Windows CE handhelds, CISCO routers, and Nintendo 64 video game consoles	
 MIPS CPUs follow the RISC (Reduced Instruction Set Computer) design principle: limited repertoire of machine instructions limited arithmetical complexity supported extensive supply of CPU registers (reduce memory accesses) 	
Lecture Slides on Computer Architecture ICS 233 @ Dr A R	4







MIPS CPU Registers	
Registers \$t0 to \$t9 (\$8 to \$15, \$24, \$25) are caller-saved registers that are used to hold temporay quantities that need not be preserved across calls	
Register \$s0 to \$s7 (\$16 to \$23) are callee-saved registers that hold long-lived values that should be preserved across calls.	
Register \$gp (\$28) is a global pointer that points to the middle of a 64K block of memory in the static data segment.	
Register \$sp (\$29) is the stack pointer, which points to the last location (stack top) on the stack.	
Register \$fp (\$30) is the frame pointer	
Registers \$ra (\$31) is the return address register used to hold the return address from procedure call.	
Lecture Slides on Computer Architecture ICS 233 @ Dr A R	8

	MIPS	Registers
Register Name	Register Number	Usage
\$zero	\$0	Constant 0
\$at	\$1	Reserved for assembler
\$∨0	\$2	Expression evaluation & result of a function
\$v1	\$3	Expression evaluation & result of a function
\$a0	\$4	Argument 1
\$a1	\$5	Argument 2
\$a2	\$6	Argument 3
\$a3	\$7	Argument 4
\$tO	\$8	Temporary (not preserved across call)
\$t1	\$9	Temporary (not preserved across call)
\$t2	\$10	Temporary (not preserved across call)
\$t3	\$11	Temporary (not preserved across call)
\$t4	\$12	Temporary (not preserved across call)
\$t5	\$13	Temporary (not preserved across call)
\$t6	\$14	Temporary (not preserved across call)
\$t7	\$15	Temporary (not preserved across call)

	MIPS	Registers
Register Name	Register Number	Usage
\$s0	\$16	Saved temporary (preserved across call)
\$s1	\$17	Saved temporary (preserved across call)
\$s2	\$18	Saved temporary (preserved across call)
\$s3	\$19	Saved temporary (preserved across call)
\$s4	\$20	Saved temporary (preserved across call)
\$s5	\$21	Saved temporary (preserved across call)
\$s6	\$22	Saved temporary (preserved across call)
\$s7	\$23	Saved temporary (preserved across call)
\$t8	\$24	Temporary (not preserved across call)
\$t9	\$25	Temporary (not preserved across call)
\$k0	\$26	Reserved for OS Kernel
\$k1	\$27	Reserved for OS Kernel
\$gp	\$28	Pointer to global area
\$sp	\$29	Stack pointer
\$fp	\$30	Frame pointer
\$ra	\$31	Return address (used by function call)

MIPS Register Conventions

Assembler can refer to registers by name or by number

- It is easier for you to remember registers by name
- Assembler converts register name to its corresponding number

Name	Register	Usage	
\$zero	\$0	Always 0	(forced by hardware)
\$at	\$1	Reserved for asser	nbler use
\$v0 - \$v1	\$2 - \$3	Result values of a f	unction
\$a0 - \$a3	\$4 - \$7	Arguments of a fun	ction
\$t0 - \$t7	\$8 - \$15	Temporary Values	
\$s0 - \$s7	\$16 - \$23	Saved registers	(preserved across call)
\$t8 - \$t9	\$24 - \$25	More temporaries	
\$k0 - \$k1	\$26 - \$27	Reserved for OS ke	ernel
\$gp	\$28	Global pointer	(points to global data)
\$sp	\$29	Stack pointer	(points to top of stack)
\$fp	\$30	Frame pointer	(points to stack frame)
\$ra	\$31	Return address	(used by jal for function call)





		MIPS	S Ins	tructic	n Forr	nats		
	R-typ	be or R-f	ormat					
Γ	ор	rs	rt	rd	sa	funct		
Ŀ	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits		
c	р	: Basic ope	ration of th	ne instruct	ion, called	opcode		
r	s	: The first register source operand						
r	ť	: The second register source operand						
r	ď	: The register destination operand						
s	sa	: Shift amount (used for shift instructions, otherwise 0)						
f	unct : Function – this field selects the specific variant of the operation in the op field, sometimes called function code							
			Le Arcl	ecture Slides hitecture ICS	on Computer 233 @ Dr A F	2		14









