

ICS 233

Computer Architecture & Assembly Language

Lecture 2

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

1

ICS 233

Computer Architecture & Assembly Language

Computer Growth

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

2

Computer Growth So far...


- During 1970s, Mainframes and minicomputers dominated the industry
- Performance improved 25% to 30% per year mostly due to improved architectures and some technological developments
- Late 1970s – emergence of the microprocessor (Improvement in IC Technology) which led to higher rate of improvement – roughly 35% growth per year in performance
- Microprocessor based computers became Commercially successful due to
 - Virtual elimination of assembly language programming to reduce the need for object-code compatibility (High level Programming)
 - Creation of standardized vendor-independent operating systems, such as UNIX and its clone, Linux
 - Mass Production
- In the early 1980s, successful development of a new set of architectures called RISC (Reduced Instruction Set Computer)
- RISC-based machines focused on two critical performance techniques
 - Exploitation of instruction level parallelism (pipelining, multiple instruction issue)
 - Use of caches

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser


3

Computer Growth So far...


Combination of architectural & organizational enhancements and efficient use of technology improvements led to 20 years of sustained growth in performance at an annual rate of over 50%




From Intel 386 to Pentium 4



Intel 386, introduced 1985
275,000 transistors, 1 micron
16 MHz clock speed



Intel Pentium III, introduced 1999
9.5M transistors, 0.25 micron
600 MHz clock speed



Intel 4 Prescott, introduced late 04
125M transistors, 0.09 micron
2.8-3.8 GHz clock speed

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

5

Processor Performance - Capacities

Table 2-2. Key Features of Previous Generations of IA-32 Processors

Intel Processor	Date Introduced	Max. Clock Frequency at Introduction	Transistors per Die	Register Sizes ¹	Ext. Data Bus Size ²	Max. Extern. Addr. Space	Caches
8086	1978	8 MHz	29 K	16 GP	16	1 MB	None
Intel 286	1982	12.5 MHz	134 K	16 GP	16	16 MB	Note 3
Intel386 DX Processor	1985	20 MHz	275 K	32 GP	32	4 GB	Note 3
Intel486 DX Processor	1989	25 MHz	1.2 M	32 GP 80 FPU	32	4 GB	L1: 8KB
Pentium Processor	1993	60 MHz	3.1 M	32 GP 80 FPU	64	4 GB	L1:16KB
Pentium Pro Processor	1995	200 MHz	5.5 M	32 GP 80 FPU	64	64 GB	L1: 16KB L2: 256KB or 512KB
Pentium II Processor	1997	266 MHz	7 M	32 GP 80 FPU 64 MMX	64	64 GB	L1: 32KB L2: 256KB or 512KB
Pentium III Processor	1999	500 MHz	8.2 M	32 GP 80 FPU 64 MMX 128 XMM	64	64 GB	L1: 32KB L2: 512KB

NOTES:

1. The register size and external data bus size are given in bits. Note also that each 32-bit general-purpose (GP) registers can be addressed as an 8- or a 16-bit data registers in all of the processors
2. Internal data paths that are 2 to 4 times wider than the external data bus for each processor.

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

6

Processor Performance - Capacities

Table 2-1. Key Features of Most Recent IA-32 Processors

Intel Processor	Date Introduced	Micro-Architecture	Clock Frequency at Introduction	Transistors Per Die	Register Sizes ¹	System Bus Bandwidth	Max. Extern. Addr. Space	On-Die Caches ²
Pentium III and Pentium III Xeon Processors ³	1999	P6	700 MHz	28 M	GP: 32 FPU: 60 MMX: 64 XMM: 128	Up to 1.06 GB/s	64 GB	32-KB L1; 256-KB L2
Pentium 4 Processor	2000	Intel NetBurst Micro-architecture	1.50 GHz	42 M	GP: 32 FPU: 60 MMX: 64 XMM: 128	3.2 GB/s	64 GB	12K μ op Execution Trace Cache; 8-KB L1; 256-KB L2
Intel Xeon Processor	2001	Intel NetBurst Micro-architecture	1.70 GHz	42 M	GP: 32 FPU: 60 MMX: 64 XMM: 128	3.2 GB/s	64 GB	12K μ op Trace Cache; 8-KB L1; 256-KB L2
Intel Xeon Processor ⁴	2002	Intel NetBurst Micro-architecture; Hyper-Threading Technology	2.20 GHz	55 M	GP: 32 FPU: 60 MMX: 64 XMM: 128	3.2 GB/s	64 GB	12K μ op Trace Cache; 8-KB L1; 512-KB L2
Intel [®] Xeon [™] Processor MP ⁴	2002	Intel NetBurst Micro-architecture; Hyper-Threading Technology	1.60 GHz	108 M	GP: 32 FPU: 60 MMX: 64 XMM: 128	3.2 GB/s	64 GB	12K μ op Trace Cache; 8-KB L1; 256-KB L2; 1-MB L3

NOTES

- The register size and external data bus size are given in bits.
- First level cache is denoted using the abbreviation L1. 2nd level cache is denoted as L2.
- Intel Pentium III and Pentium III Xeon processors, with advanced transfer cache and built on 0.18 micron process technology, were introduced in October 1999.
- Hyper-Threading technology is implemented with two logical processors.

Currently Multi-Core Architectures

7

P. Nasseer

Implementation Technology Trends


➤ Four implementation technologies of interest

- **Integrated circuit logic**
 - Transistor density: increases by ~35% per year
 - Die size: increases by ~10-20% per year
 - The combined effect is a growth rate in transistor count on a chip of about ~55% per year
- **Semiconductor DRAM**
 - Capacity increases by ~40-60% per year
 - Cycle time has not decreased as much: ~33% over 10 years
 - Bandwidth has increased: about ~66% more over 10 years
 - Also, changes to the interface have helped further improve bandwidth
- **Magnetic disk technology**
 - Recently, capacity improving by ~100% every year (quadrupling in two years)
 - Access time has improved by one-third in 10 years
- **Network technology**
 - More improvements in bandwidth, less in latency
 - Bandwidth doubling every year in US
 - Gigabit Ethernet available

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasseer

8


DRAM Costs



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

9

Processor Price



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

10

Where Has This Performance Improvement Come From?

- Technology
 - More transistors per chip
 - Faster logic
- Machine Organization/Implementation
 - Deeper pipelines
 - More instructions executed in parallel
- Instruction Set Architecture
 - Reduced Instruction Set Computers (RISC)
 - Multimedia extensions
 - Explicit parallelism
- Compiler technology
 - Finding more parallelism in code
 - Greater levels of optimization

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

11

Architecture Developments


□ How to improve performance?

- (Super)-pipelining
- Powerful instructions
 - MD-technique
 - multiple data operands per operation
 - MO-technique
 - multiple operations per instruction
- Multiple instruction issue

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

12

Chip Manufacturing Process





- Silicon ingots are 6-12 inches in diameter and about 12-24 inches long
- The manufacturing process of integrated circuits is critical to the cost of a chip
- Impurities in the wafer can lead to defective devices and reduce the yield

3

8" MIPS64 R20K wafer (564 dies)

Drawing of single-crystal Si ingot from furnace.... Then, slice into wafers and pattern it...




Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

14

Wafer of Pentium 4 Processors

- 8 inches (20 cm) in diameter
- Die area is 250 mm²
 - About 16 mm per side
- 55 million transistors per die
 - 0.18 μm technology
 - Size of smallest transistor
 - Improved technology uses
 - 0.13 μm and 0.09 μm
- Dies per wafer = 169
 - When yield = 100%
 - Number is reduced after testing
 - Rounded dies at boundary are useless



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

15

Integrated Circuits Costs

$$\text{IC cost} = \frac{\text{Die cost} + \text{Testing cost} + \text{Packaging cost}}{\text{Final test yield}}$$

$$\text{Die cost} = \frac{\text{Wafer cost}}{\text{Dies per Wafer} * \text{Die yield}}$$

Die yield: fraction of good dies on a wafer
= Number of Good Dies / Total Number of Dies


Final test yield: fraction of packaged dies which pass
the final testing state

Read Section 1.4 & refer CD for additional details

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

16

Inside the Pentium 4 Processor Chip



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
R Naseer

17

ICS 233 Computer Architecture & Assembly Language

Components of a Computer System

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
R Naseer

18

Components of a Computer System

- **Processor**

- Datapath
- Control

- **Memory & Storage**


- Main Memory
- Disk Storage

- **Input devices**

- **Output devices**

- **Bus:** Interconnects processor to memory and I/O



- **Network:** newly added component for communication




Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

19

Input Devices




Logical arrangement of keys



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

20

Output Devices



Laser printing


Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

21

Output Devices

In general the principle of electrostatic laser printing is as follows:

- Charging a photoconductive selenium (or other) coated drum.
- Discharging the drum with the laser steering engine in accordance with the input image rasterized pattern. (the laser is modulated to generate a predefined pixel pattern on the face of the drum - the focal plane).
- The rotating drum attracts toner to the charged pattern (latent image) generated by the laser.
- The toner is transferred from the drum to the moving paper to generate a full image.
- The paper carrying the toner moves through the heater to fuse the toner to a fine non-erasable image.



Laser printing

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

22

Memory Devices

- **Volatile Memory Devices**

- **RAM** = Random Access Memory

- **DRAM** = Dynamic RAM

- 1-Transistor cell + trench capacitor
 - Dense but slow, must be refreshed
 - Typical choice for main memory



- **SRAM**: Static RAM

- 6-Transistor cell, faster but less dense than DRAM
 - Typical choice for cache memory

- **Non-Volatile Memory Devices**

- **ROM** = Read Only Memory

- Flash Memory



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

23


Magnetic Disk Storage



A Magnetic disk consists of a collection of **platters**
Provides a number of **recording surfaces**

Arm provides **read/write heads** for all surfaces

The disk heads are connected together and move in conjunction




Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

24

Memory Hierarchy

- Registers are at the top of the hierarchy
 - Typically few registers
 - Fastest memory element
- Level 1 Caches (8 – 64 KB)
 - I-Cache stores instructions
 - D-Cache stores data
- L2 Cache (512KB – 8MB)
 - Bigger but slower than L1
- Main Memory (1 – 2 GB)
 - Access time: 50 – 70 ns
- Disk Storage (> 200 GB)
 - Much slower than main memory, Access time = 5 ms




Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

25

Address, Data, and Control Bus

- **Address Bus : unidirectional bus**
 - Memory address is put on address bus
 - If memory address = a bits then 2^a locations are addressed
- **Data Bus: bi-directional bus**
 - Data can be transferred in both directions on the data bus
- **Control Bus**
 - Signals control transfer of data
 - Read request
 - Write request
 - Done transfer




Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

26

Processor

- **Datapath:** part of a processor that executes instructions
- **Control:** generates control signals for each instruction



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

27


Datapath Components

- **Program Counter (PC)**
 - Contains address of instruction to be fetched
 - Next Program Counter: computes address of next instruction
- **Instruction and Data Caches**
 - Small and fast memory containing most recent instructions/data
- **Register File**
 - General-purpose registers used for intermediate computations
- **ALU = Arithmetic and Logic Unit**
 - Executes arithmetic and logic instructions
- **Buses**
 - Used to wire and interconnect the various components

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

28

Fetch - Execute Cycle



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

29


ICS 233 Computer Architecture & Assembly Language

Programmer's View of a Computer System

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

30

Programmer's View of a Computer System



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

31

Programmer's View of a Computer System

- **Application Programs (Level 5)**
 - Written in high-level programming languages
 - Such as Java, C++, Pascal, Visual Basic . . .
 - Programs compile into assembly language level (Level 4)
- **Assembly Language (Level 4)**
 - Instruction mnemonics are used
 - Have one-to-one correspondence to machine language
 - Calls functions written at the operating system level (Level 3)
 - Programs are translated into machine language (Level 2)
- **Operating System (Level 3)**
 - Provides services to level 4 and 5 programs
 - Translated to run at the machine instruction level (Level 2)

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

32


Programmer's View of a Computer System

- **Instruction Set Architecture (Level 2)**
 - Interface between software and hardware
 - Specifies how a processor functions
 - Machine instructions, registers, and memory are exposed
 - Machine language is executed by Level 1 (microarchitecture)
- **Microarchitecture (Level 1)**
 - Controls the execution of machine instructions (Level 2)
 - Implemented by digital logic
- **Physical Design (Level 0)**
 - Implements the microarchitecture
 - Physical layout of circuits on a chip

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

33

A Hierarchy of Languages



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

34


Assembly and Machine Language

- **Machine language**
 - Native to a processor: executed directly by hardware
 - Instructions consist of binary code: 1s and 0s
- **Assembly language**
 - Slightly higher-level language
 - Readability of instructions is better than machine language
 - One-to-one correspondence with machine language instructions
- **Assemblers translate assembly to machine code**
- **Compilers translate high-level programs to machine code**
 - Either directly, or
 - Indirectly via an assembler

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

35

Compiler and Assembler



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

36

Translating Languages

Program (C Language):

```
swap(int v[], int k) {  
    int temp;  
    temp = v[k];  
    v[k] = v[k+1];  
    v[k+1] = temp;  
}
```

A statement in a high-level language is translated typically into several machine-level instructions

Compiler

MIPS Assembly Language:

```
sll $2,$5, 2  
add $2,$4,$2  
lw  $15,0($2)  
lw  $16,4($2)  
sw  $16,0($2)  
sw  $15,4($2)  
jr  $31
```

Assembler

MIPS Machine Language:

```
00051080  
00821020  
8C620000  
8CF20004  
ACF20000  
AC620004  
03E00008
```

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

37

Advantages of High-Level Languages

- **Program development is faster**
 - High-level statements: fewer instructions to code
- **Program maintenance is easier**
 - For the same above reasons
- **Programs are portable**
 - Contain few machine-dependent details
 - Can be used with little or no modifications on different machines
 - Compiler translates to the target machine language
 - However, Assembly language programs are not portable

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

38

Why Learn Assembly Language?

- **Many reasons:**
 - Accessibility to system hardware
 - Space and time efficiency
 - Writing a compiler for a high-level language
- **Accessibility to system hardware**
 - Assembly Language is useful for implementing system software
 - Also useful for small embedded system applications
- **Space and Time efficiency**
 - Understanding sources of program inefficiency
 - Tuning program performance
 - Writing compact code

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

39


Assembly Language Programming Tools

- **Editor**
 - Allows you to create and edit assembly language source files
- **Assembler**
 - Converts **assembly language** programs into **object files**
 - Object files contain the **machine instructions**
- **Linker**
 - Combines **object files** created by the assembler with **link libraries**
 - Produces a single **executable program**
- **Debugger**
 - Allows you to trace the execution of a program
 - Allows you to view machine instructions, memory, and registers

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

40

Assemble and Link Process



A project may consist of multiple source files


Assembler translates each source file separately into an object file

Linker links all object files together with link libraries

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nassar

41

MARS Assembler and Simulator Tool



Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nassar

42

What is "Computer Architecture"

Computer Architecture =

Instruction Set Architecture (ISA) +

Machine Organization (MO)

ISA \ Definition of **What** the Machine Does,
Logical View

MO \ **How** Machine Implements ISA, *Physical
Implementation*

Courtesy : Patterson & Hennessy

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

43

Reading Assignments

❑ **Chapter 1 : Computer Abstractions
and Technology**
Sections 1.1 to 1.8

Refer CD – Ch.1 : In More Depth Section

Lecture Slides on Computer Arch
& Assembly Lang ICS 233 @ Dr A
P. Nasser

44