***King Fahd University of Petroleum and Minerals***

***College of Computer Science and Engineering***

***Computer Engineering Department***

**COE 202: Digital Logic Design (3-0-3)**

**Term 142 (Spring 2015)**

**Major Exam II**

**Saturday April 18, 2015**

**Time: 150 minutes, Total Pages: 11**

**Name:\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ ID:\_\_\_\_\_\_\_\_\_\_\_\_\_\_ Section: \_\_\_\_\_\_\_**

**Notes:**

* Do not open the exam book until instructed
* **Calculators are not allowed** (*basic, advanced, cell phones, etc*.)
* Answer all questions
* All steps must be shown
* Any assumptions made must be clearly stated

|  |  |  |
| --- | --- | --- |
| **Question** | **Maximum Points** | **Your Points** |
| **1** | **12** |  |
| **2** | **12** |  |
| **3** | **12** |  |
| **4** | **12** |  |
| **5** | **10** |  |
| **6** | **10** |  |
| **Total** | **68** |  |

**Question 1. (12 Points)**

*Assuming the availability of all variables and their complements*, simplify the following two Boolean functions F and G subject to the given don’t care conditions d1 and d2 using the K-Map method:

## Implement F using **only NOR** gates:

|  |  |  |
| --- | --- | --- |
|  |  | **C D** |
| 00 | 01 | 11 | 10 |
| **A B** | 00 |  |  | X |  |
| 01 | 1 | 1 | X | 1 |
| 11 | 1 | 1 |  |  |
| 10 |  | X |  | 1 |

 F(A, B, C, D) = ∑(4, 5, 6, 10, 12, 13)

 d1(A, B, C, D) = ∑(3, 7, 9)

F= (A+B) . (A’+B’+C’) .(B+C). {(C’+D’) , (B+D’)}

|  |  |  |
| --- | --- | --- |
|  |  | **C D** |
| 00 | 01 | 11 | 10 |
| **A B** | 00 | 1 |  | X | 1 |
| 01 |  |  | X | X |
| 11 | X | 1 | 1 |  |
| 10 | 1 | X | 1 |  |

## Implement G using **only NAND** gates:

 G(A, B, C, D) = ∑(0, 2, 8, 11, 13, 15)

 d2(A, B, C, D) = ∑(3, 6, 7, 9, 12)

 G = AC’ + A’C+ {CD , AD} + {B’C’D’ , A’B’D’}

**Question 2. (12 Points)**

Design a combinational logic circuit which receives a **4-bit** unsigned number ***X*  (*x*3 *x*2 *x*1 *x*0)** as input and produces an output ***Z*** which equals the result of integer division of ***X*  by 3 (**e.g., if X=7, Z=2).

## How many bits does the output ***Z*** have? Why? (2 Points)

## Derive the truth table of this circuit. (4 Points)

## Using K-maps, derive minimized sum-of-products expression(s) for the circuit output(s).

## (6 points)

**Question 3. (12 points)**

## Fill the following table with the appropriate signed number representation. Under the columns labeled “O” put “T” if there is an overflow, otherwise put “F”. If the value cannot be represented correctly using the specified number of bits, put “NA”.

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **# Bits** | **Sign-Magnitude** | **O** | **1’s Complement** | **O** | **2’s Complement** | **O** | **Decimal Value** |
| 5 |  |  |  |  | 10000 | F |  |
| 7 |  |  | 0111111 | F |  |  |  |
| 8 | 10001100 | F |  |  |  |  |  |
| 6 |  |  |  |  |  |  | -17 |

## Perform the following signed-2’s complement arithmetic operations in binary using 5 bits. All numbers given are represented in the signed-2’s complement notation. Indicate clearly the carry values from the last two stages. For each of the three operations, check and indicate whether overflow occurred or not.

|  |  |  |
| --- | --- | --- |
| 11000-10010 | 01001-11001 | 11011+10011 |
| Overflow? (Yes / No) | Overflow? (Yes / No) | Overflow? (Yes / No) |

**Question 4. (12 Points)**

In the following questions, you must clearly label all inputs/outputs of all MSI components, and clearly indicate both the MSB and LSB.

## Implement a 3-to-8 decoder with enable, using two 2-to-4 decoders with enable and other logic gates as needed.

## Impalement F(A,B,C)=M0.M1.M5.M6.M7 using a decoder and a single gate with minimum number of inputs.

## Implement F(A,B,C)= m2+m5+m6+m7, using the smallest possible multiplexer and inverters as needed.

**Question 5. (10 Points)**

Given two 8-bit signed numbers, **X** and **Y** in *2's complement* representation, and assuming overflow does not occur:

## Using a *single* adder of any size and basic logic gates, design a circuit that generates a signal **LT** which equals **1** if **X < Y**, otherwise it is **0**. (2 Points)

## Using a *single* adder of any size and basic logic gates, design a circuit that receives an 8-bit signed number **M** and produces an output value which equals **3\*M**. (2 Points)

##  Given two 8-bit signed numbers **X** and **Y** in *2's complement* representation, use only adders of any size, multiplexers and basic logic gates, to compute the output ***Z*** defined as follows: (6 Points)

**IF (*X ≥ Y*) Then *Z = 3\**(*X - Y*)**

 **Else  *Z = 2\**(*Y - X*)**

**Question 6. (10 Points)**

# Given below the design of an *n*-bit magnitude comparator. The circuit receives two *n*-bit unsigned numbers ***A*** *and* ***B*** and produces two outputs **GT** and **EQ** as given in the table to the right.

|  |  |
| --- | --- |
|  | **GT EQ** |
| IF A > B |  1 0 |
| IF A = B |  0 1 |
| IF A < B |  0 0 |

# The input operands are processed in a bitwise manner *starting with the most significant bit (MSB)*. The comparator circuit is constructed using *n identical copies* of the basic 1-bit *cell* shown to the right.



# The Figure below shows the *n*-bit comparator circuit implemented using *n* copies of the basic 1-bit cell.



# Boolean expressions of the outputs of ***cell i*** and its gate-level implementation are given below:

$GT\_{i}=GT\_{i+1}+A\_{i} \overbar{B}\_{i} EQ\_{i+1} $



Cell *i* Gate Level Implementation

*EQi =* (*Ai* 🞊 *Bi*). *EQi+1*

## Write a Verilog model **Comp1Bit** to model the 1-bit comparator circuit using *either* a structural model of basic logic gates *or* a behavioral model using the **assign** statement.

## (4 Points)

The declaration of the Comp1Bit module is as follows:

**module** Comp1Bit **(output** GT\_out, EQ\_out ,

 **input** GT\_in , EQ\_in, Ai, Bi**);**

## Complete the following Verilog model **Comp3Bit** which models a 3-bit comparator circuit.

##  (2 Points)

**module** Comp3Bit **(output** Greater, Equal,

 **input** [2:0] A , B**) ;**

**wire** [2:1] GT , EQ **;** **//** internal wires connecting cells

**/\*** First instance “M1” of the cell Comp1Bit with its inputs GT\_in and

 EQ\_in connected to **fixed** values of **0** and **1** respectively \*/

**//**

Comp1Bit M1 (GT[2] , EQ [2], **0**, **1**, A[2], B[2]) **;**

…

…

…

…

**endmodule**

## Write a Verilog test bench to test the 3-bit comparator **Comp3Bit** by applying the following input patterns consecutively with a delay of 20ps: (4 Points)

## {A=100, B=011},

## {A=101, B=101},

## {A=011, B=111}.



