## MIPS Instruction Reference

## General description:

This is a description of the MIPS instruction set, their meanings, syntax, semantics, and bit encodings. The syntax given for each instruction refers to the assembly language syntax supported by the MIPS assembler. Hyphens in the encoding indicate "don't care" bits which are not considered when an instruction is being decoded.

General purpose registers (GPRs) are indicated with a dollar sign (\$). The words SWORD and UWORD refer to 32-bit signed and 32-bit unsigned data types, respectively.

The manner in which the processor executes an instruction and advances its program counters is as follows:

1. execute the instruction at $P C$
2. copy $n P C$ to $P C$
3. add 4 or the branch offset to $n P C$

This behavior is indicated in the instruction specifications below. For brevity, the function advance_pc (int) is used in many of the instruction descriptions. This function is defined as follows:

```
void advance_pc (SWORD offset)
{
    PC = nPC;
    nPC += offset;
}
```

Note: ALL immediate values should be sign extended. After that, you treat them as signed or unsigned 32 bit numbers. For the non-immediate instructions, the only difference between signed and unsigned instructions is that signed instructions can generate an overflow (which we aren't worried about in this lab).

The instruction descriptions are given below:
ADD -- Add

| Description: | Adds two registers and stores the result in a register |
| :--- | :--- |
| Operation: | \$d $=\$ \mathrm{~s}+\$ \mathrm{t}$; advance_pc (4); |
| Syntax: | add \$d, \$s, \$t |
| Encoding: | 0000 00ss ssst tttt dddd d000 00100000 |

## ADDI -- Add immediate

Description: Adds a register and a signed immediate value and stores the result in a

|  | register |
| :--- | :--- |
| Operation: | \$t = \$s + imm; advance_pc (4); |
| Syntax: | addi \$t, \$s, imm |
| Encoding: | 0010 00ss ssst tttt iiii iiii iiii iiii |

## ADDIU -- Add immediate unsigned

| Description: | Adds a register and an unsigned immediate value and stores the result in <br> a register |
| :--- | :--- |
| Operation: | \$t = \$s + imm; advance_pc (4); |
| Syntax: | addiu \$t, \$s, imm |
| Encoding: | 0010 01ss ssst tttt iiii iiii iiii iiii |

## ADDU -- Add unsigned

| Description: | Adds two registers and stores the result in a register |
| :--- | :--- |
| Operation: | $\$ \mathrm{~d}=\$ \mathrm{~s}+\$ \mathrm{st}$; advance_pc (4); |
| Syntax: | addu \$d, \$s, \$t |
| Encoding: | 0000 00ss ssst tttt dddd d000 00100001 |

## AND -- Bitwise and

| Description: | Bitwise ands two registers and stores the result in a register |
| :--- | :--- |
| Operation: | $\$ \mathrm{~d}=\$ \mathrm{~s} \& \$ \mathrm{st}$; advance_pc (4); |
| Syntax: | and $\$ \mathrm{~d}, \$ \mathrm{~s}, \$ \mathrm{t}$ |
| Encoding: | 0000 00ss ssst tttt dddd d000 00100100 |

## ANDI -- Bitwise and immediate

| Description: | Bitwise ands a register and an immediate value and stores the result in a <br> register |
| :--- | :--- |
| Operation: | \$t $=\$$ s \& imm; advance_pc (4); |
| Syntax: | andi \$t, \$s, imm |
| Encoding: | 0011 00ss ssst tttt iiii iiii iiii iiii |

## BEQ -- Branch on equal

| Description: | Branches if the two registers are equal |
| :--- | :--- |
| Operation: | if $\$ \mathrm{~s}==\$$ t advance_pc (offset $\ll 2$ )); else advance_pc (4); |
| Syntax: | beq $\$ \mathrm{~s}, \$ \mathrm{\$ t}$, offset |

Encoding: 0001 00ss ssst tttt iiii iiii iiii iiii

## BGEZ -- Branch on greater than or equal to zero

| Description: | Branches if the register is greater than or equal to zero |
| :--- | :--- |
| Operation: | if $\$ s>=0$ advance_pc (offset << 2)); else advance_pc (4); |
| Syntax: | bgez \$s, offset |
| Encoding: | 0000 01ss sss0 0001 iiii iiii iiii iiii |

## BGEZAL -- Branch on greater than or equal to zero and link

| Description: | Branches if the register is greater than or equal to zero and saves the <br> return address in $\$ 31$ |
| :--- | :--- |
| Operation: | if $\$ \mathrm{~s}>=0 \$ 31=$ PC + 8 (or nPC + 4); advance_pc (offset << 2)); else <br> advance_pc (4); |
| Syntax: | bgezal \$s, offset |
| Encoding: | 0000 01ss sss1 0001 iiii iiii iiii iiii |

## BGTZ -- Branch on greater than zero

| Description: | Branches if the register is greater than zero |
| :--- | :--- |
| Operation: | if \$s > 0 advance_pc (offset << 2)); else advance_pc (4); |
| Syntax: | bgtz \$s, offset |
| Encoding: | 0001 11ss sss0 0000 iiii iiii iiii iiii |

## BLEZ -- Branch on less than or equal to zero

| Description: | Branches if the register is less than or equal to zero |
| :--- | :--- |
| Operation: | if \$s <= 0 advance_pc (offset $\ll 2$ )); else advance_pc (4); |
| Syntax: | blez \$s, offset |
| Encoding: | 0001 10ss sss0 0000 iiii iiii iiii iiii |

## BLTZ -- Branch on less than zero

| Description: | Branches if the register is less than zero |
| :--- | :--- |
| Operation: | if $\$ \mathrm{~s}<0$ advance_pc (offset << 2 )); else advance_pc (4); |
| Syntax: | bltz $\$$ s, offset |
| Encoding: | 0000 01ss sss0 0000 iiii iiii iiii iiii |

## BLTZAL -- Branch on less than zero and link

| Description: | Branches if the register is less than zero and saves the return address in <br> $\$ 31$ |
| :--- | :--- |
| Operation: | if $\$ \mathrm{~s}<0 \$ 31=$ PC + 8 (or nPC + 4); advance_pc (offset << 2)); else <br> advance_pc (4); |
| Syntax: | bltzal \$s, offset |
| Encoding: | 0000 01ss sss1 0000 iiii iiii iiii iiii |

## BNE -- Branch on not equal

| Description: | Branches if the two registers are not equal |
| :--- | :--- |
| Operation: | if \$s != \$t advance_pc (offset << 2)); else advance_pc (4); |
| Syntax: | bne \$s, \$t, offset |
| Encoding: | 0001 01ss ssst tttt iiii iiii iiii iiii |

## DIV -- Divide

| Description: | Divides $\$$ s by $\$$ t and stores the quotient in $\$ \mathrm{LO}$ and the remainder in $\$ \mathrm{HI}$ |
| :--- | :--- |
| Operation: | $\$ \mathrm{LO}=\$ \mathrm{~s} / \mathrm{\$ t} ; \mathrm{\$ HI}=\$ \mathrm{~s} \% \$ \mathrm{t}$; advance_pc (4); |
| Syntax: | div $\$ \mathrm{~s}, \$ \mathrm{t}$ |
| Encoding: | 0000 00ss ssst tttt 0000000000011010 |

## DIVU -- Divide unsigned

| Description: | Divides \$s by \$t and stores the quotient in \$LO and the remainder in \$ HI |
| :---: | :---: |
| Operation: | \$LO = \$ / \$t; \$HI = \$s \% \$t; advance_pc (4); |
| Syntax: | divu \$s, \$t |
| Encoding: | 0000 00ss ssst tttt 0000000000011011 |

## J -- Jump

| Description: | Jumps to the calculated address |
| :--- | :--- |
| Operation: | PC $=$ nPC; nPC $=($ PC \& 0xf0000000 $\mid$ (target $\ll 2)$; |
| Syntax: | j target |
| Encoding: | 0000 10ii iiii iiii iiii iiii iiii iiii |

## JAL -- Jump and link

| Description: | Jumps to the calculated address and stores the return address in \$31 |
| :--- | :--- |
| Operation: | \$31 = PC +8 (or nPC + 4); PC = nPC; nPC $=($ PC \& 0xf0000000 $)$ <br> (target $\ll 2) ;$ |
| Syntax: | jal target |

```
Encoding: 0000 11ii iiii iiii iiii iiii iiii iiii
```


## JR -- Jump register

| Description: | Jump to the address contained in register \$s |
| :--- | :--- |
| Operation: | PC $=\mathrm{nPC} ; \mathrm{nPC}=\$ \mathrm{~s} ;$ |
| Syntax: | jr \$s |
| Encoding: | 00000 00ss sss0 00000000000000001000 |

## LB -- Load byte

| Description: | A byte is loaded into a register from the specified address. |
| :--- | :--- |
| Operation: | \$t = MEM[\$s + offset]; advance_pc (4); |
| Syntax: | lb \$t, offset(\$s) |
| Encoding: | 1000 00ss ssst tttt iiii iiii iiii iiii |

## LUI -- Load upper immediate

| Description: | The immediate value is shifted left 16 bits and stored in the register. The <br> lower 16 bits are zeroes. |
| :--- | :--- |
| Operation: | \$t = (imm << 16); advance_pc (4); |
| Syntax: | lui $\$ \mathrm{t}$, imm |
| Encoding: | $001111----\mathrm{t}$ tttt iiii iiii iiii iiii |

## LW -- Load word

| Description: | A word is loaded into a register from the specified address. |
| :--- | :--- |
| Operation: | \$t = MEM[\$s + offset]; advance_pc (4); |
| Syntax: | lw \$t, offset(\$s) |
| Encoding: | 1000 11ss ssst tttt iiii iiii iiii iiii |

## MFHI -- Move from HI

| Description: | The contents of register HI are moved to the specified register. |
| :--- | :--- |
| Operation: | \$d = \$HI; advance_pc (4); |
| Syntax: | mfhi \$d |
| Encoding: | 0000000000000000 dddd d000 00010000 |

## MFLO -- Move from LO

Description: The contents of register LO are moved to the specified register.

| Operation: | \$d = \$LO; advance_pc (4); |
| :--- | :--- |
| Syntax: | mflo \$d |
| Encoding: | 0000000000000000 dddd d000 00010010 |

## MULT -- Multiply

| Description: | Multiplies \$s by \$t and stores the result in \$LO. |
| :--- | :--- |
| Operation: | \$LO $=\$$ s * \$t; advance_pc (4); |
| Syntax: | mult \$s, \$t |
| Encoding: | 0000 00ss ssst tttt 0000000000011000 |

## MULTU -- Multiply unsigned

| Description: | Multiplies \$s by \$t and stores the result in \$LO. |
| :--- | :--- |
| Operation: | \$LO $=\$$ s * \$t; advance_pc (4); |
| Syntax: | multu \$s, \$t |
| Encoding: | 0000 00ss ssst tttt 0000000000011001 |

## NOOP -- no operation

| Description: | Performs no operation. |
| :--- | :--- | :--- |
| Operation: | advance_pc (4); |
| Syntax: | noop |
| Encoding: | $0000 \quad 0000 \quad 0000 \quad 0000 \quad 0000 \quad 0000 \quad 0000 \quad 0000$ |

Note: The encoding for a NOOP represents the instruction SLL \$0, \$0, 0 which has no side effects. In fact, nearly every instruction that has $\$ 0$ as its destination register will have no side effect and can thus be considered a NOOP instruction.

## OR -- Bitwise or

| Description: | Bitwise logical ors two registers and stores the result in a register |
| :--- | :--- |
| Operation: | $\$ \mathrm{~d}=\$ \mathrm{~s} \mid \$ \mathrm{st}$; advance_pc (4); |
| Syntax: | or $\$ \mathrm{~d}, \$ \mathrm{~s}, \$ \mathrm{t}$ |
| Encoding: | 0000 00ss ssst tttt dddd d000 00100101 |

## ORI -- Bitwise or immediate

| Description: | Bitwise ors a register and an immediate value and stores the result in a <br> register |
| :--- | :--- | :--- |
| Operation: | $\$ \mathrm{t}=\$ \mathrm{~s} \mid \mathrm{imm} ;$ advance_pc $(4) ;$ |


| Syntax: | ori $\$ t, \$$ s, imm |
| :--- | :--- |
| Encoding: | 0011 01ss ssst tttt iiii iiii iiii iiii |

## SB -- Store byte

| Description: | The least significant byte of $\$$ t is stored at the specified address. |
| :--- | :--- |
| Operation: | MEM[\$s + offset] $=(0 x f f$ \& $\$$ ); advance_pc $(4) ;$ |
| Syntax: | sb $\$ t$, offset $(\$ s)$ |
| Encoding: | 1010 00ss ssst tttt iiii iiii iiii iiii |

## SLL -- Shift left logical

| Description: | Shifts a register value left by the shift amount listed in the instruction <br> and places the result in a third register. Zeroes are shifted in. |
| :--- | :--- |
| Operation: | $\$ \mathrm{~d}=\$ \mathrm{st} \ll \mathrm{h}$; advance_pc (4); |
| Syntax: | sll $\$ \mathrm{~d}, \$ \mathrm{t}, \mathrm{h}$ |
| Encoding: | 0000 00ss ssst tttt dddd dhhh hh00 0000 |

## SLLV -- Shift left logical variable

| Description: | Shifts a register value left by the value in a second register and places the result in a third register. Zeroes are shifted in. |
| :---: | :---: |
| Operation: | \$d = \$t << \$s; advance_pc (4); |
| Syntax: | sllv \$d, \$t, \$s |
| Encoding: | 0000 00ss ssst tttt dddd d----00 0100 |

## SLT -- Set on less than (signed)

| Description: | If $\$$ s is less than $\$ t, \$ d$ is set to one. It gets zero otherwise. |
| :--- | :--- |
| Operation: | if $\$ \mathrm{~s}<\$ \mathrm{t} \$ \mathrm{~d}=1$; advance_pc (4); else $\$ \mathrm{~d}=0$; advance_pc (4); |
| Syntax: | slt $\$ \mathrm{~d}, \$ \mathrm{~s}, \$ \mathrm{t}$ |
| Encoding: | 0000 00ss ssst tttt dddd d000 00101010 |

## SLTI -- Set on less than immediate (signed)

| Description: | If \$s is less than immediate, \$t is set to one. It gets zero otherwise. |
| :--- | :--- |
| Operation: | if $\$ \mathrm{~s}<\mathrm{imm} \$ \mathrm{t}=1$; advance_pc (4); else $\$ \mathrm{t}=0$; advance_pc (4); |
| Syntax: | slti $\$ \mathrm{t}, \$ \mathrm{~s}$, imm |
| Encoding: | 0010 10ss ssst tttt iiii iiii iiii iiii |

## SLTIU -- Set on less than immediate unsigned

| Description: | If \$s is less than the unsigned immediate, $\$ \mathrm{t}$ is set to one. It gets zero |
| :--- | :--- |
| otherwise. |  |

## SLTU -- Set on less than unsigned

| Description: | If $\$$ s is less than $\$ \mathrm{t}$, \$d is set to one. It gets zero otherwise. |
| :--- | :--- |
| Operation: | if $\$ \mathrm{~s}=\$ \mathrm{t} \$ \mathrm{~d}=1$; advance_pc (4); else $\$ \mathrm{~d}=0$; advance_pc (4); |
| Syntax: | sltu $\$ \mathrm{~d}, \$ \mathrm{~s}, \$ \mathrm{st}$ |
| Encoding: | 0000 00ss ssst tttt dddd d000 00101011 |

## SRA -- Shift right arithmetic

| Description: | Shifts a register value right by the shift amount (shamt) and places the value in the destination register. The sign bit is shifted in. |
| :---: | :---: |
| Operation: | \$d = \$t >> h; advance_pc (4); |
| Syntax: | sra \$d, \$t, h |
| Encoding: | 0000 00-- --t tttt dddd dhhh hh00 0011 |

## SRL -- Shift right logical

| Description: | Shifts a register value right by the shift amount (shamt) and places the <br> value in the destination register. Zeroes are shifted in. |
| :--- | :--- |
| Operation: | $\$ \mathrm{~d}=\mathrm{\$ t} \mathrm{>>} \mathrm{h;} \mathrm{advance} \mathrm{\_pc} \mathrm{(4);}$ |
| Syntax: | srl \$d, \$t, h |
| Encoding: | $000000---$ - t tttt dddd dhhh hh00 0010 |

## SRLV -- Shift right logical variable

| Description: | Shifts a register value right by the amount specified in $\$$ s and places the <br> value in the destination register. Zeroes are shifted in. |
| :--- | :--- |
| Operation: | $\$ \mathrm{~d}=\$ \mathrm{st} \gg \$$ s; advance_pc (4); |
| Syntax: | srlv $\$ \mathrm{~d}, \$ \mathrm{st}$ \$s |
| Encoding: | 0000 00ss ssst tttt dddd d000 00000110 |

## SUB -- Subtract

| Description: | Subtracts two registers and stores the result in a register |
| :--- | :--- |
| Operation: | $\$ \mathrm{~d}=\$ \mathrm{~s}$ - $\$$ t; advance_pc (4); |


| Syntax: | sub \$d, \$s, \$t |
| :--- | :--- |
| Encoding: | 0000 00ss ssst tttt dddd d000 00100010 |

## SUBU -- Subtract unsigned

| Description: | Subtracts two registers and stores the result in a register |
| :--- | :--- |
| Operation: | $\$ \mathrm{~d}=\$ \mathrm{~s}-\$$ t; advance_pc (4); |
| Syntax: | subu \$d, \$s, \$t |
| Encoding: | 0000 00ss ssst tttt dddd d000 00100011 |

SW -- Store word

| Description: | The contents of \$t is stored at the specified address. |
| :--- | :--- |
| Operation: | MEM[\$s + offset] = \$t; advance_pc (4); |
| Syntax: | sw $\$ \mathrm{t}$, offset(\$s) |
| Encoding: | 1010 11ss ssst tttt iiii iiii iiii iiii |

SYSCALL -- System call

| Description: | Generates a software interrupt. |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Operation: | advance_pc (4); |  |  |  |
| Syntax: | syscall |  |  |  |
| Encoding: | 0000 | $00--$ | - | - |

## XOR -- Bitwise exclusive or

| Description: | Exclusive ors two registers and stores the result in a register |
| :--- | :--- |
| Operation: | $\$ \mathrm{~d}=\$ \mathrm{~s} \wedge \$ \mathrm{t}$; advance_pc (4); |
| Syntax: | xor $\$ \mathrm{~d}, \$ \mathrm{~s}, \$ \mathrm{st}$ |
| Encoding: | 0000 00ss ssst tttt dddd d--- $-\mathbf{- 1 0} 0110$ |

## XORI -- Bitwise exclusive or immediate

| Description: | Bitwise exclusive ors a register and an immediate value and stores the <br> result in a register |
| :--- | :--- |
| Operation: | $\$ \mathrm{t}=\$ \mathrm{~s} \wedge$ imm; advance_pc (4); |
| Syntax: | xori $\$ \mathrm{t}, \mathrm{\$ s}$, imm |
| Encoding: | 0011 10ss ssst ttt iiii iiii iiii iiii |

