# Lab# 12 THE SINGLE CYCLE DATAPATH

Instructor: I Putu Danu Raharja.

#### **Objectives**:

Learn how to implement instructions for a CPU.

#### Method:

Learn to implement the single cycle datapath for a subset of 16-bit MIPS-like processor.

#### **Preparation**:

Read the slides.

File To Use:

## 12.1 OVERVIEW:

Suppose we would like to design a simple 16-bit MIPS-like processor with seven 16bit general-purpose registers: R1 through R7. R0 is hardwired to zero and cannot be written, so we are left with seven registers. There is also one special-purpose 16-bit register, which is the program counter (PC). All instructions are also 16 bits. There are three instruction formats, R-type, I-type, and J-type as shown below:

## R-type format:

4-bit opcode (Op), 3-bit register numbers (Rs, Rt, and Rd), and 3-bit function field (funct)

Op(4) $Rs(3)$ $Rt(3)$ $Rd(3)$ funct(3)						
	On(4) Rs(3)		Rt(3)	Rd(3)	funct(3)	

#### I-type format:

4-bit op	code (Op), 3-	bit register nun	number (Rs and Rt), and 6-bit immediate const		
	Op(4)	Rs(3)	Rt(3)	Imm(6)	

## J-type format:

4-bit op	d 12-bit immediate constant	
	Op(4)	Imm(12)

For R-type instructions, Rs and Rt specify the two source register numbers, and Rd specifies the destination register number. The function field can specify at most eight functions for a given opcode. We will reserve opcode 0 and opcode 1 for R-type instructions.

For I-type instructions, Rs specifies a source register number, and Rt can be a second source or a destination register number. The immediate constant is only 6 bits because of the fixed size nature of the instruction. The size of the immediate constant is suitable for our uses. The 6-bit immediate constant is signed (and sign-extended) for all I-type instructions.

For J-type, a 12-bit immediate constant is used for instructions such as J (jump), JAL (jump-and-link), and LUI (load upper immediate) instructions.

#### **Instruction Encoding**:

Eight R-type instructions, six I-type instructions, and three J-type instructions are defined. These instructions, their meanings, and their encodings are shown below:

Instr	Meaning		Encoding				
SLL	$Reg(Rd) = Reg(Rs) \ll Reg(Rt)$	Op = 0000	Rs	Rt	Rd $f = 000$		
ROL	Reg(Rd) = Reg(Rs) rotate << Reg(Rt)	Op = 0000	Rs	Rt	Rd		
SRL	Reg(Rd) = Reg(Rs)  zero >> Reg(Rt)	Op = 0000	Rs	Rt	Rd	f = 010	
SRA	Reg(Rd) = Reg(Rs) sign >> Reg(Rt)	Op = 0000	Rs	Rt	Rd	f = 011	
AND	$\operatorname{Reg}(\operatorname{Rd}) = \operatorname{Reg}(\operatorname{Rs}) \& \operatorname{Reg}(\operatorname{Rt})$	Op = 0000	Rs	Rt	Rd	f = 100	
OR	$\operatorname{Reg}(\operatorname{Rd}) = \operatorname{Reg}(\operatorname{Rs})   \operatorname{Reg}(\operatorname{Rt})$	Op = 0000	Rs	Rt	Rd	f = 101	
NOR	$\operatorname{Reg}(\operatorname{Rd}) = \sim (\operatorname{Reg}(\operatorname{Rs})   \operatorname{Reg}(\operatorname{Rt}))$	Op = 0000	Rs	Rt	Rd f = 110		
XOR	$\operatorname{Reg}(\operatorname{Rd}) = \operatorname{Reg}(\operatorname{Rs}) \wedge \operatorname{Reg}(\operatorname{Rt})$	Op = 0000	Rs	Rt	Rd f = 111		
ADD	$\operatorname{Reg}(\operatorname{Rd}) = \operatorname{Reg}(\operatorname{Rs}) + \operatorname{Reg}(\operatorname{Rt})$	Op = 0001	Rs	Rt	Rd f = 000		
SUB	$\operatorname{Reg}(\operatorname{Rd}) = \operatorname{Reg}(\operatorname{Rs}) - \operatorname{Reg}(\operatorname{Rt})$	Op = 0001	Rs	Rt	Rd f = 001		
SLT	Reg(Rd) = Reg(Rs) signed < Reg(Rt)	Op = 0001	Rs	Rt	Rd f = 010		
SLTU	Reg(Rd) = Reg(Rs) unsigned $< Reg(Rt)$	Op = 0001	Rs	Rt	Rd	f = 011	
JR	PC = lower 12 bits of Reg(Rs)	Op = 0001	Rs	000	000	f = 111	
ANDI	$\operatorname{Reg}(\operatorname{Rt}) = \operatorname{Reg}(\operatorname{Rs}) \& \operatorname{ext}(\operatorname{im}_6)$	Op = 0100	Rs	Rt	Immediate <sup>6</sup>		
ORI	$\operatorname{Reg}(\operatorname{Rt}) = \operatorname{Reg}(\operatorname{Rs}) \mid \operatorname{ext}(\operatorname{im}_6)$	Op = 0101	Rs	Rt			
ADDI	$\operatorname{Reg}(\operatorname{Rt}) = \operatorname{Reg}(\operatorname{Rs}) + \operatorname{ext}(\operatorname{im}^6)$	Op = 1000	Rs	Rt	Immediate <sup>6</sup>		
SLTI	Reg(Rt) = Reg(Rs) signed < ext(im <sub>6</sub> )	Op = 1010	Rs	Rt	Immediate <sup>6</sup>		
LW	$\operatorname{Reg}(\operatorname{Rt}) = \operatorname{Mem}(\operatorname{Reg}(\operatorname{Rs}) + \operatorname{ext}(\operatorname{im}^6))$	Op = 0110	Rs	Rt	Immediate <sup>6</sup>		
SW	$Mem(Reg(Rs) + ext(im^6)) = Reg(Rt)$	Op = 0111	Rs	Rt	Immediate <sup>6</sup>		
BEQ	Branch if $(\text{Reg}(\text{Rs}) == \text{Reg}(\text{Rt}))$	Op = 1001	Rs	Rt	Immediate <sup>6</sup>		
BNE	Branch if (Reg(Rs) != Reg(Rt))	Op = 1011	Rs	Rt	Immediate <sup>6</sup>		
J	$PC = Immediate^{12}$	Op = 1100	Immediate <sup>12</sup>				
JAL	$R7 = PC + 1$ , $PC = Immediate^{12}$	Op = 1101	Immediate <sup>12</sup>				
LUI	$R1 = Immediate^{12} \ll 4$	Op = 1111	Immediate <sup>12</sup>				

## **12.2 LAB EXERCISE**

Based on the above requirement, implement only the datapath.