Chapter 8:

Main Memory Management

Presented By: Dr. El-Sayed M. El-Alfy

Note: Most of the slides are compiled from the textbook and its complementary resources

Objectives/Outline

Objectives

- Describe various ways of organizing memory hardware (which are pertinent to various memory managing techniques)
- Discuss various memory management techniques (including paging and segmentation)
- Provide a detailed description of Intel Pentium which supports both pure segmentation and segmentation with paging

<u>Outline</u>

- Background
- Swapping
- Contiguous Allocation
- Paging
- Segmentation
- Segmentation with Paging
- Example: Intel Pentium

Background

May 08


- A program (together with the data it needs) must be brought (from the disk) into main memory (at least partially) before execution
- A typical instruction execution cycle:
 - The CPU first fetches instructions from memory according to the value of the program counter
 - Decode the instruction, may cause operands to be fetched from memory
 - Execute the instruction, may need to store results in memory
- To improve CPU utilization and response time, the computer must keep several processes in memory
- Memory management is responsible for sharing memory among processes to ensure correct operation
- There are many memory management schemes ranging from a primitive bare machine approach to paging and segmentation
 - The effectiveness and selection of a memory management scheme for a system depends on several factors especially hardware support



May 08

Basic Hardware

- Main memory consists of a large array of words or bytes each with its own address
- Main memory and registers are only storage CPU can access directly
 - Register access in one CPU clock (or less)
 - Main memory can take many cycles
 - A cache is used to improve the access time
- Memory system only sees a sequence of memory addresses without knowing how they are generated nor whether they are for instructions or data
- A pair of base and limit registers define the address space




3

1




Protection of memory space is achieved by CPU hardware



Address Binding A user program goes through several steps Compile Link Load Execute Addresses are represented in different ways during these steps

- Source code symbolic addresses
- Object module relocatable addresses
- Binary memory image absolute addresses
- Address binding is mapping from one address space to another



Address Binding (cont.)

- Address binding of instructions and data to memory addresses can happen at any of three different stages:
 - Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes
 - Load time: If memory location is not known at compile time, compiler must generate relocatable code
 - Execution time: Binding is delayed until run time if the process can be moved during its execution from one memory segment to another. Need hardware support for address maps (e.g., *base* and *limit registers*)


Logical vs. Physical Address Space

- Because of swapping, a process may occupy different main memory locations during its lifetime
 - Hence physical memory references by a process cannot be fixed
- This problem is solved by distinguishing between logical address and physical address
 - Logical address : address generated by the CPU; also referred to as virtual address
 - Physical address : address seen by the memory unit
- During compile-time and load-time, logical and physical addresses are the same, but during execution-time, logical (virtual) and physical addresses are different
- Hardware device called memory-management unit (MMU) maps virtual to physical address

May 08


5

May 08



11

May 08




Overlays

- Keep in memory only those instructions and data that are needed at any given time
- Needed when process is larger than amount of memory allocated to it
- Implemented by user, no special support needed from operating system, programming design of overlay structure is complex
- Therefore, automatic techniques emerged to run large programs in a limited physical memory

Swapping

- A process can be *swapped* temporarily out of memory to a *backing store*, and then brought back into memory to continue execution
- Backing store fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images
- Roll out, roll in swapping variant used for priority-based scheduling algorithms; lower-priority process is swapped out so higher-priority process can be loaded and executed
- Major part of swap time is transfer time; total transfer time is directly proportional to the *amount* of memory swapped
- Modified versions of swapping are found on many systems, i.e., UNIX, Linux, and Windows
- System maintains a ready queue of ready-to-run processes which have memory images on disk

Swapping (cont.)



May 08


16

May 08

Swapping (cont.)

The responsibilities of a swapper include: Main memory must accommodate both the OS and the various user processes Selection of processes to swap out Main memory usually is divided into two partitions: • criteria: suspended/blocked state, low priority, time spent in memory Resident operating system, usually held in low memory with Selection of processes to swap in interrupt vector User processes then held in high memory criteria: time spent swapped out, priority Relocation registers used to protect user processes Allocation and management of swap space on a swapping device from each other, and from changing operating-system • Swap space may be: code and data system wide (normal) dedicated to specific users/processes Base register contains value of smallest physical address Limit register contains range of logical addresses – each logical address must be less than the limit register MMU maps logical address dynamically May 08 17 May 08

Memory Protection: Hardware Support for Relocation and Limit Registers




Continuous Memory Allocation (cont.)

- Multiple-partition allocation
 - Hole block of available memory; holes of various size are scattered throughout memory
 - When a process arrives, it is allocated memory from a hole large enough to accommodate it
 - Operating system maintains information about:
 a) allocated partitions
 b) free partitions (hole)

Contiguous Memory Allocation

 When memory is partitioned, we can have: a) fixed partition or b) dynamic partition



19

Fixed Partition


- Partition main memory into a set of non overlapping fixedsized partitions
- Main memory use is inefficient. Any program, no matter how small, occupies an entire partition. This is called internal fragmentation
- Unequal-size partitions lessens these problems
- Equal-size partitions was used in early IBM's OS/MFT (Multiprogramming with a Fixed number of Tasks)
- This method is no longer used

D

Dynamic Partitioning

- Partitions are of variable length and number
- A process is allocated exactly as much memory as it requires
- Eventually holes are formed in main memory. This is called external fragmentation
- Must use compaction to shift processes so they are contiguous and all free memory is in one block
- Used in IBM's OS/MVT (Multiprogramming with a Variable number of Tasks)
- For example, assume that we have 4 processes: process 1 (320 K), process 2 (224 K), process 3 (228 K), and process 4 (128 K)


| May 08 | 21 | 22 |
|--------|----|----|
| | | |



A hole of 64K is left after loading 3 processes

 Eventually each process is blocked. The OS swaps out process 2 to bring in process 4

Dynamic Partitioning (Example)



another hole of 96K is created


- Eventually each process is blocked. The OS swaps out process 1 to bring in again process 2 and another hole of 96K is created...
- Compaction would produce a single hole of 256K

Dynamic Storage-Allocation Problem

- How to satisfy a request of size n from a list of free holes
 - First-fit: Allocate the *first* hole that is big enough
 - **Best-fit**: Allocate the *smallest* hole that is big enough; must search entire list, unless ordered by size. Produces the smallest leftover hole
 - Worst-fit: Allocate the *largest* hole; must also search entire list. Produces the largest leftover hole
- First-fit and best-fit better than worst-fit in terms of speed and storage utilization

Fragmentation

- Fragmentation is the unintentional division of a large space into smaller, disconnected chunks of space
- There are two types of Fragmentation:
 - Internal Fragmentation
 - Waste of memory *within* a partition, caused by the difference between the size of a partition and the process loaded into it
 - This can be severe in static (i.e. fixed) partitioning schemes
 - External Fragmentation
 - Waste of memory between partitions, caused by scattered noncontiguous free space
 - Total memory space exists to satisfy a request, but it is not contiguous
 - Can be severe in dynamic partitioning schemes



- Do I/O only into OS buffers
- Another possible solution is to permit the logicaladdress space of a process to be noncontiguous

What is the size of the internal fragmentation???

internal fragmentation

Smaller page size is preferred but can lead to increased overhead

1,086 bytes. That is, we need to allocate 36 frames resulting in an


Address Translation Scheme

- Address generated by CPU is divided into:
 - Page number (p)
 - used as an index into a *page table* which contains base address of each page in physical memory
 - Page offset (d)
 - combined with base address to define the physical memory address that is sent to the memory unit
- Page size is defined by the hardware and is usually a power of 2
- Example:

May 08

- If the logical address space is 2^m and a page size is 2^n
- Then, the logical address is p = m n and d = n

Address Translation Architecture




N.B. relocation can be done by changing the page table

29


May 08

Paging Example




Paging Example (cont.)

- Using a page size of 4 bytes
- Physical memory of 32 bytes (i.e., 8 pages)
- The user's view of memory can be mapped into physical memory as shown in the figure
 - Example, logical address 3 (00011)
 - (page 0, and offset 3) maps to physical address
 23 = 5 X 4 + 3



May 08



Implementation of Page Table


- Each OS has its own methods of storing page tables
 - Some OSs allocate a page table for each process
 - A pointer to the page table is stored in the process control block (PCB)
 - When a dispatcher starts a process, it must define the correct hardware page table values from the stored page table
- Hardware implementation of page table
 - Implement the page table as a set of dedicated registers
 - This method is satisfactory if the page table is reasonably small (e.g. 256 entries)
 - These registers must be very efficient in paging address translation
 - Unfortunately, page tables can be very large (one million entries)
 Must have alternatives

```
May 08
```

Implementation of Page Table (cont.)

- Page table is kept in main memory
- Page-table base register (PTBR) points to the page table
 - Changing between page tables requires changing only this one register. This reduces the time for context switching
- The problem with this scheme is the time required to access a user memory location (two memory accesses, why?)
- The two memory access problem can be solved by the use of a special, fast hardware cache called translation look-aside buffer (TLB) (an associate high speed memory)





Associative Memory

- Associative memory is a special, small, and fast (but expensive) lookup hardware
- Associative memory -- parallel search_

| Page # | Frame # |
|--------|---------|
| | |
| | |
| | |
| | |

- When the associative memory is represented with the page number, the page number is compared with all frames simultaneously
 - If a frame is found, get frame # out
- Otherwise get frame # from page table in memory

Effective Access Time

- Associative Lookup (i.e., to find the desired page number in TLB) = ε time unit
- Assume memory cycle time (i.e., to access memory) is m microseconds
- Hit ratio is percentage of times a page number is found in the associative registers
- Hit ratio = α
- Effective Access Time (EAT) EAT = $(m + \varepsilon) \alpha + (2m + \varepsilon)(1 - \alpha)$

$$= 2m + \varepsilon - \alpha m$$

```
May 08
```

37


Memory Protection


- Memory protection implemented by associating protection bit with each frame
- Valid-invalid bit is attached to each entry in page table:
 - "valid" indicates the associated page is in the process' logical address space
 - "invalid" indicates the page is not in the process' logical address space
- We can easily extend this approach to provide a finer level of protection
 - Read-only, read-write, or execute-only

V


Valid (v) or Invalid (i) Bit In A Page Table

- In a system with 14-bit address space (0 to 16383)
- We may have a program that uses only addresses 0 to 10,468
- Given a page size of 2 KB, we get the situation in the figure





May 08



0

3 ed 1

4

10

3

4

6

7

page table

for P.


data 1

data 3

ed 2

ed 3 6

data 2



- Two-Level Paging Example :
 - A logical address (on 32-bit machine with 4K page size) is divided into:

| page number | | umber | page offset |
|-------------|-------|-------|-------------|
| | p_1 | p_2 | d |
| | 10 | 10 | 12 |

where P_1 is an index into the outer page table, and P_2 is the displacement within the page of the outer page table

May 08

Shared Pages Example

3

4

6

1

page table

for P.

3

4

2

page table

for Pa

ed 1

ed 2

ed 3

data 2

process Po

ed 1

ed 2

ed 3

data 1

process P,

ed 1

ed 2

ed 3


data 3


process P.


43

41

May 08









Segmentation with Paging

- Solves problems of external fragmentation and lengthy search
- Implementation:
 - Each segment is broken into pages
 - Each segment has a page table
 - Each entry of the segment table has a segment base and a segment limit. The segment limit is used to check for address validity
 - The linear address is divided into a page number and a page offset
 - The corresponding physical address is found by using page table
- Segmentation with Paging differs from pure segmentation
 - The segment-table entry contains not the base address of the segment, but rather the base address of a page table for this segment

MULTICS Address Translation Scheme





59

page frame

physical addres

page table


page table entry

Linux on Intel 80x86

- Uses minimal segmentation to keep memory management implementation more portable
- Uses 6 segments:
 - Kernel code
 - Kernel data
 - User code (shared by all user processes, using logical addresses)
 - User data (likewise shared)
 - Task-state (per-process hardware context)
 - LDT

May 08

- Uses 2 protection levels:
 - Kernel mode
 - User mode



62

Segmentation with Paging

End of Chapter 8

Operating System Concepts, 7th Ed. A. Siblerschatz, P. Galvin, and G. Gagne. Addison Wesley, 2005

61

May 08