EE 390 : Digital System Engineering
Handout 6 by Dr Sheikh Sharif Iqbal

Reference to text book: The 8088 and 8086
Microprocessors.... by Triebel and Singh

$$
\text { Ref: Online course on EE } 390 \text { (KFUPM) }
$$

### 4.1. Converting Assembly language instruction to machine code:

Figure 4-1 to 4-6: See page 104 to 113 of text book (4-th Edition)

- Opcode field (6-bit): specifies the operation such as ADD, MOV etc.
- D bit: specifies if the register operand specified by REG in byte 2 is the source of destination operand.
- W bit: Specifies if the operation will be performed on 8-bit or 16-bit data.
- MOD (mode), REG (register) and R/M (register/memory) fields are used to specify which register is used for the $1^{\text {st }}$ operand and where the 2 nd operand is stored.
- SEE example 4.1 to 4.4
4.3. DEBUG: program is part of computers disk operating system (DOS), which allows us to enter assembly language programs, assemble it and execute it. We can also debug any errors in the program using this program.

Important DEBUG commands: Register command $\rightarrow$ ' $R$ '; Assemble command $\rightarrow$ ' $A$ '; Unassembled command $\rightarrow$ ' $U$ '; For Memory contents $=>$ Dump command $\rightarrow$ 'D', Fill command $\rightarrow$ ' $F$ '; Enter command $\rightarrow$ ' $E$ ' etc.. (see pg 118 of book or lab manual)

The difference between DEBUG and TASM Program: In Debug the user has to be familiar with the program to use it, where as in TASM we can generate executable programs to be executed by an armature.

## Chapter 5: Instruction set of 8088/8086 microprocessors

5.1. Data Transfer Instructions: Flags are not affected

- $\quad \operatorname{MOV}($ copy $)$ instruction; $\operatorname{MOV} \mathrm{D}, \mathrm{S} \rightarrow(\mathrm{S})=>(\mathrm{D}) ; \quad$ See book figure 5.1
- XCHG (exchange) Instruction: XCHG D,S $\rightarrow(\mathrm{S}) \Leftrightarrow(\mathrm{D}) ; \quad$ See figure 5.4
- XLAT (translate) instruction: will be covered after 'DB' instruction
- LEA (load effective address): calculates and loads the effective or offset address part of the physical address specified as the source-operand. Exam 1: LEA AX,[ES:49 ${ }_{H}$ ]

After execution $\rightarrow \mathrm{AX}=49_{\mathrm{H}}$
Example2: LEA SI,[DI], if $\mathrm{DI}=1234_{\mathrm{H}}$, after executing this instruction $\mathrm{SI} \rightarrow 1234_{\mathrm{H}}$ (not the memory content of P.A. $=$ DS:SI, as will be the case if LEA is replaced with MOV)

- LDS (load destination-operand-register and data-segment): loads the $1^{\text {st }}$ word pointed by the physical address specified by the source-operand in to the destination-operandregister and the following word into the DATA segment register. See book fig. 5-8(a)
- LES (load operand-register and data-segment): loads the $1^{\text {st }}$ word pointed by the physical address specified by the source-operand in to the destination-operand-register and the following word into the EXTRA segment register.
5.1. Arithmetic Instructions: Addition Instruction $\boldsymbol{\rightarrow}$ Flags are affected

| Mnemonic | Meaning | Format | Operation | Flags <br> affected |
| :--- | :--- | :--- | :--- | :--- |
| ADD | Addition | ADD D,S | (S) $+(\mathrm{D}) \rightarrow(\mathrm{D})$ <br> carry $\rightarrow(\mathrm{CF})$ | ALL |
| ADC | Add with carry | ADC D,S | (S)+(D)+(CF) $\rightarrow(\mathrm{D})$ <br> carry $\rightarrow(\mathrm{CF})$ | ALL |
| INC | Increment by one | INC D | (D) $\rightarrow$ (D) | ALL but CY |
| AAA | ASCII adjust for <br> addition | AAA | If the sum is $>9$, AH <br> is incremented by 1 | AF,CF |
| DAA | Decimal adjust for <br> addition | DAA | Adjust AL for decimal <br> Packed BCD | ALL |

Note: The destination on all addition instructions can not be immediate number and no memory to memory can be added.

ADD Ins.: Add. Example; ADD SI,[DI] $\rightarrow$ content of SI register is added with the memory content of P.A. $=$ DS:DI AND the result is placed as a content of SI register. If any carry has occurred, it will be placed into the CF. Fig 5-14

ADC Ins.: Add with carry. Example; ADC SI,[DI] $\boldsymbol{\rightarrow}$ content of SI register is added with the contents of CF and the result is then added with the memory contents of P.A. $=$ DS:DI. The obtained result is placed as a content of SI register. If any $\underline{\text { carry }}$ has occurred in the addition process, it will be placed in the $\underline{\mathbf{C F}}$.

HW: Write a program to add the contents of the double word: AX,BX with the contents of another double word CX,DX and store the resulted data into the double word: AX,DX
As an example say $\mathrm{AX}, \underline{\mathbf{B X}}=01234567_{\mathrm{H}}$ and $\mathrm{CX}, \underline{\mathbf{D X}}=$ FEDCBA98 $_{\mathrm{H}}$

SPECIAL NOTE: Byte $\operatorname{Ptr}\left[2345_{\mathrm{H}}\right] \rightarrow$ points to a byte data stored in P.A. $=\mathrm{DS}: 2345_{\mathrm{H}}$ and Word Ptr $\left[87 \mathrm{~A} 4_{\mathrm{H}}\right] \rightarrow$ points to a word data stored in P.A. $=\mathrm{DS}: 87 \mathrm{~A} 4_{\mathrm{H}}$

AAA Ins.: ASCII Adjust Addition instruction, is used to add to ASCII coded numbers. So in two ASCII numbers are to be added, after ADD instruction (which adds in terms of binary) use AAA instruction to convert the results into correct format.

Example: Add two ASCII values stored in AL and BL registers and store the results to AL register.

Solution: Say, $\mathrm{AL}=\mathbf{2}_{\text {(in ASCII) }}=32_{\mathrm{H}}$ and $\mathrm{BL}=\underline{\mathbf{6}}_{\text {(in ASCII) }}=36_{\mathrm{H}}$
$\begin{cases}\text { MOV AL, 32 } & ; \text { Enter the } 1^{\text {st }} \text { ASCII value in terms of hex } \\ \text { MOV BL, } \mathbf{3 6}_{H} & ; \text { Enter the } 2^{\text {nd }} \text { ASCII value in terms of hex } \\ \text { ADD AL,BL } & ; \text { this will result in } A L=68_{H} \\ \text { AAA } & \text {; this will adjust the result to } A L=\underline{\mathbf{8}}_{H}\end{cases}$

Remember, if the SUM is greater than " $9_{\mathrm{D}}$ ", AL register contains the Least-significant-digit of result and AH register in incremented by ' $1_{D}$ ' (Page 189)

DAA Ins.: Decimal Adjust Addition instruction, is used to add to packed BCD (two BCD numbers packed in one byte) numbers.

Example: Add two BCD values stored in AL and BL registers and store the results to AL register.

Solution: Say, $\mathrm{AL}=\underline{\mathbf{4 7}}_{(\mathrm{in} \mathrm{BCD})}$ and $\mathrm{BL}=\underline{\mathbf{2 4}}$ (in BCD$)$
MOV AL, $\mathbf{4 7}_{H} ;$ Enter the $1^{\text {st }}$ BCD value in terms of hex
MOV BL, $\mathbf{2 4}_{H}$; Enter the $2^{\text {nd }} B C D$ value in terms of hex
ADD AL,BL ; this will result in $A L=6 B_{H}$
DAA ; this will adjust the result to $A L=\underline{\mathbf{7 1}_{H}^{H}}$
Remember, to include the values of CF into the result.
Example 2:
$\begin{cases}\text { MOV AL, } \mathbf{4 7}_{H} & ; \text { Enter the } 1^{\text {st }} B C D \text { value in terms of hex } \\ \text { MOV BL,59 } & ; \text { Enter the } 2^{n d} B C D \text { value in terms of hex } \\ \text { ADD AL,BL } & ; \text { this will result in } A L=A 0_{H} \\ \text { DAA } & ; \text { adjust result is } A L=\underline{\mathbf{0 6}}_{H} A N D C F=C Y \rightarrow 106\end{cases}$

Assignment: Find out the process undertaken by the software to adjust the results when 'AAA' and 'DAA' instructions are executed. (two different explanations)

Subtraction Instructions: Flags are also affected.

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| SUB | Subtract | SUB D,S | (D) - (S) $\rightarrow$ (D) <br> Borrow $\rightarrow$ (CF) | All |
| SBB | Subtract with <br> borrow | SBB D,S | (D) - (S) - (CF) $\rightarrow$ (D) | All |
| DEC | Decrement by one | DEC D | (D) - $\rightarrow$ (D) | All but CF |
| NEG | Negate | NEG D | $0-$ (D) $\rightarrow$ (D) | All |
| DAS | Decimal adjust for <br> subtraction | DAS | Convert the result in AL to <br> packed decimal format | All |
| AAS | ASCII adjust for <br> subtraction | AAS | (AL) difference <br> (AH) dec by 1 if borrow | CY, AC |

Note: The subtract (SUB) instruction is used to subtract the source from the destination

SUB Ins.: Subtract. Example; SUB SI,[DI] $\rightarrow$ the memory-content of P.A. $=$ DS:DI will be subtracted from the content of SI register AND the result is placed as new content of SI register. If any carry/borrow occurs, it will be placed into the CF

SBB Ins.: Subtract with Borrow. Example; SBB SI,[DI] $\rightarrow$ the memory-content of P.A. $=$ DS:DI AND the content of CF will be SUBTRACTED from the content of SI register the result is stored as a new content of SI register. If any Borrow occurs in the subtraction process, it will be placed in the CF.

Solve the example problem of 5-12 in page 194 of the book.
NEG Ins.: Negate. Example; NEG AX $\rightarrow$ the negative value of AX will be stored in AX. This instruction is used to perform 2's complement. (2's comp. effects C.Flag)

AAS Ins.: ASCII Adjust Subtraction. Used to adjust the result for ASCII subtraction.
DAS Ins.: Decimal adjust Subtraction. Used to adjust the result for P. BCD subtraction.
Exercise: Perform a subtraction of two 32 bit (double words) numbers stored in memory. Double word stored in [DS:35H] - double word stored in [DS:35H].

Multiplication Instructions: Flags are also affected.

| Instruction | Meaning | Format | Operation | Flags |
| :---: | :---: | :---: | :---: | :---: |
| MUL | Multiply (unsigned) | MUL S | $\begin{aligned} & (A L) \cdot(S 8) \rightarrow(A X) \\ & (A X) \cdot(S 16) \rightarrow(D X),(A X) \end{aligned}$ | OF, CF <br> SF, ZF, AF, PF undefined |
| DIV | Division (unsigned) | DIV S | $\text { (1) } \begin{aligned} \mathrm{Q}((\mathrm{AX}) /(\mathrm{S} 8)) & \rightarrow(\mathrm{AL}) \\ \mathrm{R}((\mathrm{AX}) /(\mathrm{SB})) & \rightarrow(\mathrm{AH}) \end{aligned}$ | OF, SF, ZF, AF, PF, CF undefined |
|  |  |  | $\text { (2) }\left\{\begin{array}{l} \mathrm{Q}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{AX}) \\ \mathrm{R}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{DX}) \\ \text { If } \mathrm{Q} \text { is } \mathrm{FF}_{16} \text { in case (1) or } \\ \mathrm{FFFF}_{16} \text { in case (2), then } \\ \text { type } 0 \text { interrupt occurs } \end{array}\right.$ |  |
| IMUL | Integer multiply (signed) | IMUL S | $\begin{aligned} & (A L) \cdot(S 8) \rightarrow(A X) \\ & (A X) \cdot(S 16) \rightarrow(D X),(A X) \end{aligned}$ | OF, CF <br> SF, ZF, AF, PF undefined |
| IDIV | Integer divide (signed) | IDIV S | $\begin{aligned} \text { (1) } \mathrm{O}((\mathrm{AX}) /(\mathrm{SB})) & \rightarrow(\mathrm{AL}) \\ \mathrm{R}((\mathrm{AX}) /(\mathrm{SB})) & \rightarrow(\mathrm{AH}) \end{aligned}$ | OF, SF; ZF, AF, PF, CF undefined |
|  |  |  | $\text { (2) }\left\{\begin{array}{l} Q((D X, A X) /(S 16)) \rightarrow(A X) \\ R((D X, A X) /(S 16)) \rightarrow(D X) \\ \text { If } Q \text { is positive and exceeds } \\ 7 F F F_{16} \text { or if } Q \text { is negative } \\ \text { and becomes less than } \\ 8001_{16}, \text { then type } 0 \text { interupt } \\ \text { occurs }^{2} \end{array}\right.$ |  |
| AAM | Adjust AL for | AAM | $Q((A L) / 10) \rightarrow(A H)$ | SF, ZF, PF |
|  | multiplication |  | $\mathrm{P}((\mathrm{AL}) / 10) \rightarrow(\mathrm{AL})$ | OF, AF,CF undefined |
| AAD | Adjust AX for division | AAD | $\begin{aligned} & (A H) \cdot 10+(A L) \rightarrow(A L) \\ & 00 \rightarrow(A H) \end{aligned}$ | SF, ZF, PF <br> OF, AF, CF undefined |
| CBW | Convert byte to word | CBW | $(\mathrm{MSB}$ of AL) $\rightarrow$ (All bits of AH) | None |
| CWD | Convert word to double word | CWD | $($ MSB of $A X) \rightarrow$ (All bits of DX) | None |


| - Multiply and Divide instructions works by default with AX (byte operand) and DX, AX (for word) | Operands |
| :---: | :---: |
|  | Source |
|  | Reg8 |
| - Also we operate on Signed data | Reg16 |
| using IMUL and IDIV Ins. and | Mem8 |
| Unsigned data (MUL and DIV) | Mem16 |


| MOV AX, $56 \mathrm{~F} 4_{\mathrm{H}}$ ( MOV AX, $01 \mathrm{FF}_{\mathrm{H}}$ |  |
| :---: | :---: |
| MOV BX, $53 \mathrm{~A} 4_{\mathrm{H}}$ | MOV BL, $02_{\mathrm{H}}$ |
| MUL BX | DIV BL, |
|  |  |
| After execution: | After execyution: |
| $\mathrm{AX}=5050_{\mathrm{H}}$ | $\mathrm{AL}=\mathrm{FF}_{\mathrm{H}}$ |
| $\mathrm{DX}=52 \mathrm{C} 1_{\mathrm{H}}$ | $\mathrm{AH}=01_{\text {H }}$ |

MUL Ins.: Unsigned data Multiplication. Example 1; MUL BL $\rightarrow$ byte-content of BL will be multiplied with the byte-content of AL register AND the resulted word will be stored in AX register. If carry occurs, CF flag becomes CY (of set) Example 2; MUL CX $\rightarrow$ the word-content of CX will be multiplied with the word-content of AX register AND the resulted double-word will be stored in DX,AX register. If carry occurs, CF flag becomes CY (of set)

DIV Ins.: Unsigned data Division. Example 1; DIV BL $\rightarrow$ word-content of AX will be divided by the byte-content of BL register AND the resulted quotient will be
stored in $\underline{\mathrm{AL}}$ and resulted remainder will stored in $\underline{\mathrm{AH}}$ register.
Example 2; DIV CX $\rightarrow$ the double-word-content of DX,AX will be divided by the word-content of CX register AND the resulted quotient will be stored in AX and the resulted remainder will stored in $\underline{\mathrm{DX}}$ register. If carry $\rightarrow \mathrm{CF}$

Note: A divide-by-zero errors occur if the resulted quotient is out of range.
IMUL Ins.: Signed data Multiplication. Example; if $\mathrm{BL}=-2_{\mathrm{H}}=\mathrm{FE} \mathrm{H}_{\mathrm{H}}$ and $\mathrm{AL}=-3_{\mathrm{H}}=\mathrm{FD}_{\mathrm{H}}$, $\underline{\text { IMUL BL } \rightarrow} \boldsymbol{A X}=0006_{\mathrm{H}} . \quad\left(\right.$ whereas, $\underline{\text { MUL BL }} \rightarrow \mathrm{AX}=\mathrm{FB} 0_{\mathrm{H}}$ )

IDIV Ins.: Signed data Division. Example; if $\mathrm{BX}=-2_{\mathrm{H}}=\mathrm{FFFE}_{\mathrm{H}}$ and DX,AX $=-8_{\mathrm{H}}=$ FFFFFFF8 ${ }_{H}$, IDIV BX $\rightarrow(A X)_{\text {Quotient }}=0004_{H}$. $(A H)_{\text {Remainder }}=0000_{H}$ (whereas, DIV BX gives an error of 'division by zero' as the resulted quotient is greater than $7 \mathrm{FFF}_{\mathrm{H}}$ )

Note: A divide-by-zero errors occur if the resulted quotient is out of range.

CBW Ins.: Convert Byte to Word. By default, the byte stored in AL register is converted. $\underline{\text { Example; if } \mathrm{AL}}=-2_{\mathrm{H}}=\mathrm{FE}_{\mathrm{H}}=\underline{\mathbf{1}} 1111110_{\mathrm{B}}$. Executing $\underline{\text { CBW instruction converts }}$ this byte to word by filling AH register with the M.S.Bit of AL register. Thus, AH $=\underline{\mathbf{1 1 1 1 1 1 1 1}_{\mathrm{B}}}=\mathrm{FF}_{\mathrm{H}}$. Thus the resulted word is $\mathrm{AX}=\mathrm{FFFE}_{\mathrm{H}}$

CWD Ins.: Convert Word to Double-word. By default, the word stored in AX register is converted. Example; if $\mathrm{AX}=7 \mathrm{FF} 2_{\mathrm{H}}=\underline{\mathbf{0}} 111111111110010_{\mathrm{B}}$. Executing $\underline{\text { CWD }}$ instruction converts this word in to double word by filling DX register with the
 is, $\mathrm{DX}, \mathrm{AX}=00007 \mathrm{FF} 2_{\mathrm{H}}$. Note: Solve example 5.18 in page 203 of book

Example 1: Assume $\mathrm{AX}=0081 \mathrm{H}, \mathrm{BX}=0026 \mathrm{H}$ for question 1 and 2

1. $\mathrm{MUL} \mathrm{BL} \rightarrow \mathrm{AL} . \mathrm{BL}=81 \mathrm{H} * 26 \mathrm{H}=1300 \mathrm{H} \rightarrow \mathrm{AX}=1326 \mathrm{H}$
2. IMUL BL $\rightarrow \mathrm{AL} . \mathrm{BL}=2^{\prime} \mathrm{S} \mathrm{AL} * \mathrm{BL}=2^{\prime} \mathrm{S}(81 \mathrm{H}) * 26 \mathrm{H}$
$=7 \mathrm{FH} * 26 \mathrm{H}=12 \mathrm{DAH} \rightarrow 2$ 's comp $\rightarrow \mathrm{ED} 26 \mathrm{H} \rightarrow \mathrm{AX}$.
Assume $\mathrm{AX}=0085 \mathrm{H}, \mathrm{BX}=0035 \mathrm{H}$ for question 3 and 4
3. DIV BL $\rightarrow \frac{A X}{B L}=\frac{0085 H}{35 H}=02(85-02 * 35=1 \mathrm{~B}) \rightarrow 1 \mathrm{~B} 02 \rightarrow \mathrm{AX}$
4. IDIV BL $\rightarrow \frac{A X}{B L}=\frac{0085 H}{35 H}=1 \mathrm{~B} 02 \rightarrow \mathrm{AX}$

Logic Instructions: Flags are affected.

| Mnemonic | Meaning | Format | Operation | Flags Affected |
| :---: | :---: | :---: | :---: | :---: |
| AND | Logical AND | AND D, S | $(\mathrm{S}) \cdot(\mathrm{D}) \rightarrow$ (D) | OF, SF, ZF, PF, CF |
|  |  |  |  | AF undefined |
| OR | Logical Inclusive OR | OR D, S | $(\mathrm{S})+(\mathrm{D}) \rightarrow$ (D) | OF, SF, ZF, PF, CF |
|  |  |  |  | AF undefined |
| XOR | Logical Exclusive OR | XOR D, S | $(\mathrm{S}) \oplus(\mathrm{D}) \rightarrow(\mathrm{D})$ | OF, SF, ZF, PF, CF |
|  |  |  |  | AF undefined |
| NOT | LOGICAL NOT | NOT D | - (D) $\rightarrow$ (D) | None |

Note: This $88 / 86$ instructions perform bit by bit logic operation on the specified source and destination operands

AND Ins.: Bit by Bit logical AND operation. Example; if $\mathrm{AL}=\mathrm{FE}_{\mathrm{H}}=11111110_{\mathrm{B}}$ and $\mathrm{BL}=$ $2_{\mathrm{H}}=00000010_{\mathrm{B}}$. Executing, AND AL,BL instruction gives, $\mathrm{AL}=00000010_{\mathrm{B}}=2_{\mathrm{H}}$

OR Ins.: Bit by Bit logical OR operation. Example; if $\mathrm{AL}=-2_{\mathrm{H}}=11111110_{\mathrm{B}}$ and $\mathrm{BL}=2_{\mathrm{H}}=$ $00000010_{\mathrm{B}}$. Executing, $\underline{\mathbf{O R} \mathbf{A L}, \mathbf{B L} \text { instruction gives, } \mathrm{AL}=111111 \underline{1} 0_{\mathrm{B}}=\mathrm{FE}_{\mathrm{H}}, ~}$

XOR Ins.: Bit by Bit logical XOR operation. Only difference between OR and XOR instruction is that ' 1 OR $1=1$ ' and ' 1 XOR $1=0$ '. Example; if $\mathrm{AL}=\mathrm{FE}_{\mathrm{H}}=$ $11111110_{\mathrm{B}}$ and $\mathrm{BL}=2_{\mathrm{H}}=00000010_{\mathrm{B}}$. Executing, XOR AL,BL instruction gives, $\mathrm{AL}=111111 \underline{\mathbf{0}} 0_{\mathrm{B}}=\mathrm{FC}_{\mathrm{H}}$

NOT Ins.: Bit by Bit logical NOT (inversion) operation. Used to perform 1's complement. Example; if $\mathrm{AL}=\mathrm{EE}_{\mathrm{H}}=11101110_{\mathrm{B}}$, executing, NOT AL instruction gives, $\mathrm{AL}=$ $00010001_{\mathrm{B}}=11_{\mathrm{H}}$

Note: Solve the example 5.20 of page $210 \rightarrow \boldsymbol{\rightarrow}$
Example: Clear bits 0 and 1, set bits 6 and 7 and invert bit 5 of register CL
Sol: AND CL, $11111100^{B}$; clear bits 0 and 1

| Assambly instructions | (AL) |
| :--- | :---: |
| MOV AL,01010101B | 01010101 |
| AND AL,00011111B | 00010101 |
| OR AL,11000000B | 11010101 |
| XOR AL,00001111B | 11011010 |
| NOT AL | 00100101 |

OR CL, $11000000_{\mathrm{B}}$; set bits 6 and 7
XOR CL, $00100000_{\mathrm{B}}$; invert bit 5.

Shift Instructions: Flags are affected. Original data is lost if shift operation of performed

| Mnemonic | Meaning | Format | Operation | Flags Affected |
| :---: | :---: | :---: | :---: | :---: |
| SAL/SHL | Shift <br> arithmetic <br> Left/shift <br> Logical left | SAL/SHL D, CL | Shift the (D) left by the number of <br> bit positions equal to count (CL) and <br> fill the vacated bits positions on the <br> right with zeros | CF,PF,SF,ZF <br> AF undefined <br> OF undefined if <br> count (CL) $\neq 1$ |
| SHR | Shift logical <br> right | SAR D, CL | Shift the (D) right by the number of <br> bit positions equal to count (CL) and <br> fill the vacated bits positions on the <br> left with zeros | CF,PF,SF,ZF <br> AF undefined <br> OF undefined if <br> Count (CL) $\neq 1$ |
|  | Shift <br> arithmetic <br> right | Shift the (D) right by the number of <br> bit positions equal to count (CL) and <br> fill the vacated bits positions on the <br> left with the original most <br> significant bit | CF,PF,SF,ZF <br> AF undefined <br> OF undefined if <br> count (CL) $\neq 1$ |  |

- Shift instructions can be used to 'test isolated bits of a register' or 'for multiplication or division operations'.
- If only one binary digit is shifted, then ' 1 ' can be used directly as a operand
- But for multiple shifts, we need to assign the count number in CL register

Example1: For 'SAL/SHL BX,1' Ins. $\boldsymbol{\rightarrow}$ Shifted empty bits are filled with ' 0 ' and MSB goes to CF from the $1^{\text {st }}$ shift. Further shift causes this data to be lost.


EE 390 : Digital System Engineering
Handout 9 by Dr Sheikh Sharif Iqbal
 and then data is lost.


Example3: For 'SAR BX,CL' $\rightarrow$ Shifted empty bits are filled with 'MSB value' and LSB goes to CF and then the data is lost.


Example 4: Multiply AX by 10 using shift instructions:
Sol:
SHL AX, 1
MOV BX, AX
MOV CL,2
(means each shift left multiplies by 2 )
SHL AX,CL
ADD AX, BX

Exercise: Write a program to divide a number in AL register using shift Ins (see lab manual for assistant)

Rotate Instructions: Flags are affected. Original data are not lost due to this operation

| Mnemonic | Meaning | Format | Operation | Flags Affected |
| :---: | :---: | :---: | :---: | :---: |
| ROL | Rotate left | ROL D, Count | Rotate the (D) left by the number of bit <br> positions equal to Count. Each bit <br> shifted out from the left most bit goes <br> back into the rightmost bit position. | OF undefined if <br> count $\neq 1$ |
| ROR | Rotate right | ROR D, Count | Rotate the (D) right by the number of <br> bit positions equal to Count. Each bit <br> shifted out from the rightmost bit goes <br> back into the leftmost bit position. | OF undefined if <br> count $\neq 1$ |
| RCL | Rotate left <br> with carry | RCL D, Count | Same as ROL except carry is attached <br> to (D) for rotation. | CF, OF undefined |
| if count $\neq 1$ |  |  |  |  |$|$



Example1: For ' $\underline{\mathbf{R O L} \mathbf{A X}, \mathbf{1} \text { ' }} \boldsymbol{\rightarrow}$ Rotated bits fill the empty slot. No data is lost.


Example2: For 'ROR AX,CX' $(C L=4) \rightarrow$ Rotated bits fill the empty slot. No data is lost.
$\underline{\text { Rotate Instruction with carry: Data is made of '15-bit register values and CF flag content' }}$


Example3: For ' $\mathbf{R C R} \mathbf{A X}, \mathbf{1}$ ' $\rightarrow$ Rotated bits include the register bits and the carry flag bit

Solve all the review problems of chapter 5 (pg 222-228) and pass it next class.

