EE 390 : Digital System Engineering Handout 6 by Dr Sheikh Sharif Iqbal

Reference to <u>text book</u>: The 8088 and 8086 Microprocessors... by Triebel and Singh

Ref: Online course on EE 390 (KFUPM)

4.1. Converting Assembly language instruction to machine code:

Figure 4-1 to 4-6: See page 104 to 113 of text book (4-th Edition)

- Opcode field (6-bit): specifies the operation such as ADD, MOV etc.
- D bit: specifies if the register operand specified by REG in byte 2 is the source of destination operand.
- W bit: Specifies if the operation will be performed on 8-bit or 16-bit data.
- MOD (mode), REG (register) and R/M (register/memory) fields are used to specify which register is used for the 1st operand and where the 2nd operand is stored.
- SEE example 4.1 to 4.4

<u>4.3. DEBUG</u>: program is part of computers disk operating system (DOS), which allows us to enter assembly language programs, assemble it and execute it. We can also debug any errors in the program using this program.

Important DEBUG commands: Register command \rightarrow 'R'; Assemble command \rightarrow 'A'; Unassembled command \rightarrow 'U'; For Memory contents => Dump command \rightarrow 'D', Fill command \rightarrow 'F'; Enter command \rightarrow 'E' etc.. (see pg 118 of book or lab manual)

The difference between DEBUG and TASM Program: In <u>**Debug**</u> the user has to be familiar with the program to use it, where as in <u>**TASM**</u> we can generate executable programs to be executed by an armature.

Chapter 5: Instruction set of 8088/8086 microprocessors

5.1. Data Transfer Instructions: Flags are not affected

- MOV (*copy*) instruction; MOV D,S \rightarrow (S) => (D); See book figure 5.1
- XCHG (exchange) Instruction: XCHG D,S \rightarrow (S) \Leftrightarrow (D); See figure 5.4
- XLAT (translate) instruction: will be covered after 'DB' instruction
- LEA (load effective address): calculates and loads the effective or offset address part of the physical address specified as the source-operand. Exam 1: LEA AX,[ES:49_H]
 After execution → AX=49_H

Example2: LEA SI,[DI], if DI=1234_H, after executing this instruction SI \rightarrow 1234_H (not the memory content of P.A.=DS:SI, as will be the case if LEA is replaced with MOV)

- LDS (load destination-operand-register and data-segment): loads the 1st word pointed by the physical address specified by the source-operand in to the destination-operandregister and the following word into the <u>DATA</u> segment register. See book fig. 5-8(a)
- LES (load operand-register and data-segment): loads the 1st word pointed by the physical address specified by the source-operand in to the destination-operand-register and the following word into the **EXTRA** segment register.

Mnemonic	Meaning	Format	Operation	Flags affected
ADD	Addition	ADD D,S	$\begin{array}{c} (S)+(D) \rightarrow (D) \\ carry \rightarrow (CF) \end{array}$	ALL
ADC	Add with carry	ADC D,S	$(S)+(D)+(CF) \rightarrow (D)$ carry \rightarrow (CF)	ALL
INC	Increment by one	INC D	(D)+1 → (D)	ALL but CY
AAA	ASCII adjust for addition	AAA	If the sum is >9, AH is incremented by 1	AF,CF
DAA	Decimal adjust for addition	DAA	Adjust AL for decimal Packed BCD	ALL

**<u>5.1. Arithmetic Instructions:</u> Addition Instruction

Flags are affected**

Note: The destination on all addition instructions can not be immediate number and no memory to memory can be added.

<u>ADD</u> Ins.: Add. Example; ADD SI,[DI] → content of SI register is added with the memory content of P.A.=DS:DI AND the result is placed as a content of SI register. If any carry has occurred, it will be placed into the CF. Fig 5-14

<u>ADC</u> Ins.: Add with carry. Example; ADC SI,[DI] → content of SI register is added with the contents of CF and the result is then added with the memory contents of P.A.=DS:DI. The obtained result is placed as a content of SI register. <u>If any</u> <u>carry</u> has occurred in the addition process, it will be placed in the <u>CF</u>.

HW: Write a program to add the <u>contents</u> of the double word: AX,BX with the contents of another double word CX,DX and store the resulted data into the double word: AX,DX

As an example say $AX, \underline{BX} = 0123 \underline{4567}_{H}$ and $CX, \underline{DX} = FEDC \underline{BA98}_{H}$

<u>SPECIAL NOTE</u>: Byte Ptr [2345_H] \rightarrow points to a byte data stored in P.A.= DS:2345_H

and Word Ptr [87A4_H] \rightarrow points to a word data stored in P.A.= DS:87A4_H

<u>AAA</u> Ins.: ASCII Adjust Addition *instruction*, is used to add to ASCII coded numbers. So in two ASCII numbers are to be added, after ADD instruction (which adds in terms of binary) use AAA instruction to convert the results into correct format.

Example: Add two ASCII values stored in AL and BL registers and store the results to AL register.

<u>Solution</u>: Say, $AL = 2_{(in ASCII)} = 32_H$ and $BL = \underline{6}_{(in ASCII)} = 36_H$

 $\begin{cases} \textbf{MOV AL,32}_{H} ; Enter the 1^{st} ASCII value in terms of hex \\ \textbf{MOV BL,36}_{H} ; Enter the 2^{nd} ASCII value in terms of hex \\ \textbf{ADD AL,BL} ; this will result in AL = 68_{H} \\ \textbf{AAA} ; this will adjust the result to AL = \underline{8}_{H} \end{cases}$

Remember, if the SUM is greater than " 9_D ", AL register contains the Leastsignificant-digit of result and AH register in incremented by ' 1_D ' (*Page 189*)

DAA Ins.: Decimal Adjust Addition *instruction*, is used to add to packed BCD (*two BCD numbers packed in one byte*) numbers.

Example: Add two BCD values stored in AL and BL registers and store the results to AL register.

<u>Solution</u>: Say, $AL = \underline{47}_{(in BCD)}$ and $BL = \underline{24}_{(in BCD)}$

 $\begin{cases} \textbf{MOV AL,} 47_H ; Enter the 1^{st} BCD value in terms of hex \\ \textbf{MOV BL,} 24_H ; Enter the 2^{nd} BCD value in terms of hex \\ \textbf{ADD AL,} BL ; this will result in AL = 6B_H \\ \textbf{DAA} ; this will adjust the result to AL = <u>71_H</u> \end{cases}$

Remember, to include the values of CF into the result.

Example 2:

 $\begin{cases} \textbf{MOV AL,} 47_H ; Enter the 1^{st} BCD value in terms of hex \\ \textbf{MOV BL,} 59_H ; Enter the 2^{nd} BCD value in terms of hex \\ \textbf{ADD AL,} BL ; this will result in AL = A0_H \\ \textbf{DAA} ; adjust result is AL=\underline{06}_H AND CF=CY \rightarrow 106 \end{cases}$

Assignment: Find out the process undertaken by the software to adjust the results when 'AAA' and 'DAA' instructions are executed. (*two different explanations*)

Mnemonic	Meaning	Format	Operation	Flags affected
SUB	Subtract	SUB D,S	$(D) - (S) \rightarrow (D)$ Borrow $\rightarrow (CF)$	All
SBB	Subtract with borrow	SBB D,S	$(D) - (S) - (CF) \rightarrow (D)$	All
DEC	Decrement by one	DEC D	(D) - 1 → (D)	All but CF
NEG	Negate	NEG D	$0 - (D) \rightarrow (D)$	All
DAS	Decimal adjust for subtraction	DAS	Convert the result in AL to packed decimal format	All
AAS	ASCII adjust for subtraction	AAS	(AL) difference (AH) dec by 1 if borrow	CY, AC

Subtraction Instructions: Flags are also affected.

Note: The subtract (SUB) instruction is used to subtract the source from the destination

- <u>SUB</u> Ins.: Subtract. Example; SUB SI,[DI] → the memory-content of P.A.=DS:DI will be subtracted from the content of SI register AND the result is placed as new content of SI register. If any carry/borrow occurs, it will be placed into the CF
- SBB Ins.: Subtract with Borrow. Example; SBB SI,[DI] → the memory-content of P.A.=DS:DI AND the content of CF will be SUBTRACTED from the content of SI register the result is stored as a new content of SI register. If any Borrow occurs in the subtraction process, it will be placed in the <u>CF</u>.

Solve the example problem of 5-12 in page 194 of the book.

- <u>NEG</u> Ins.: Negate. Example; NEG AX \rightarrow the negative value of AX will be stored in AX. This instruction is used to perform 2's complement. (<u>2's comp. effects C.Flag</u>)
- AAS Ins.: ASCII Adjust Subtraction. Used to adjust the result for ASCII subtraction.
- DAS Ins.: Decimal adjust Subtraction. Used to adjust the result for P. BCD subtraction.
- **Exercise**: Perform a subtraction of two 32 bit (double words) numbers stored in memory. Double word stored in [DS:35H] – double word stored in [DS:35H].

Multiplication Instructions: Flags are also affected.

Instruction	Meaning	Format	Operation	Flags
MUL	Multiply (unsigned)	MUL S	$(AL) \cdot (S8) \rightarrow (AX)$ $(AX) \cdot (S16) \rightarrow (DX), (AX)$	OF, CF SF, ZF, AF, PF undefined
DIV	Division (unsigned)	DIV S	(1) Q((AX)/(S8)) → (AL) R((AX)/(S8)) → (AH)	OF, SF, ZF, AF, PF, CF undefined
			(2) Q((DX,AX)/(S16)) → (AX) R((DX,AX)/(S16)) → (DX) If Q is FF ₁₆ in case (1) or FFFF ₁₆ in case (2), then type 0 interrupt occurs	
IMUL	Integer multiply (signed)	IMUL S	$(AL) \cdot (S8) \rightarrow (AX)$ $(AX) \cdot (S16) \rightarrow (DX).(AX)$	OF, CF SF, ZF, AF, PF undefined
IDIV	Integer divide (signed)	IDIV S	(1) Q((AX)/(S8)) → (AL) R((AX)/(S8)) → (AH)	OF, SF, ZF, AF, PF, CF undefined
			(2) $Q((DX,AX)/(S16)) \rightarrow (AX)$ $R((DX,AX)/(S16)) \rightarrow (DX)$ If Q is positive and exceeds $7FFF_{16}$ or if Q is negative and becomes less than 8001_{16} , then type 0 interupt occurs	
AAM	Adjust AL for	AAM	Q((AL)/10) → (AH)	SF, ZF, PF
	multiplication		$R((AL)/10) \to (AL)$	OF, AF,CF undefined
AAD	division	AAD	$(AH) \cdot 10 + (AL) \rightarrow (AL)$ $00 \rightarrow (AH)$	OF, AF, CF undefined
CBW	Convert byte to word	CBW	(MSB of AL) \rightarrow (All bits of AH)	None
CWD	Convert word to double word	CWD	(MSB of AX) \rightarrow (All bits of DX)	None
	· · ·			
- Multiply works by operand)	and Divide instr default with AX and DX,AX (fo	uctions K (byte r word)	Operands MOV AX MOV BX Source MUL BX	$\begin{array}{c} X,56F4_{H} \\ X,F3A4_{H} \\ X \\ X \\ \end{array} \begin{array}{c} MOV \ AX,01FF_{H} \\ MOV \ BL,02_{H} \\ DIV \ BL, \end{array}$
		Reg8 After exe	cution: After execution:	
- Also we operate on Signed data using IMUL and IDIV Inst and		Mem8 AX = 504	$50_{\rm H}$ $A_{\rm L} = FF_{\rm H}$	
Unsigned	l data (MUL and	DIV)	Mem16 DX = 520	$\Delta H = 01_{\rm H}$

- <u>MUL</u> Ins.: Unsigned data Multiplication. <u>Example 1</u>; <u>MUL BL</u> → byte-content of BL will be multiplied with the byte-content of AL register AND the resulted word will be stored in <u>AX</u> register. If carry occurs, CF flag becomes CY (of set) <u>Example 2</u>; <u>MUL CX</u> → the word-content of CX will be multiplied with the word-content of AX register AND the resulted double-word will be stored in <u>DX,AX</u> register. If carry occurs, CF flag becomes CY (of set)
- <u>**DIV**</u> Ins.: Unsigned data Division. <u>Example 1</u>; DIV BL → word-content of <u>AX</u> will be divided by the byte-content of <u>BL</u> register AND the resulted <u>quotient</u> will be

stored in <u>AL</u> and resulted <u>remainder</u> will stored in <u>AH</u> register.

<u>Example 2</u>; <u>DIV CX</u> \rightarrow the double-word-content of DX,AX will be divided by the word-content of CX register AND the resulted <u>quotient</u> will be stored in <u>AX</u> and the resulted <u>remainder</u> will stored in <u>DX</u> register. If carry \rightarrow CF

Note: A divide-by-zero errors occur if the resulted quotient is out of range.

- <u>**IMUL**</u> Ins.: Signed data Multiplication. <u>Example</u>; if $BL = -2_H = FE_H$ and $AL = -3_H = FD_H$, <u>**IMUL BL**</u> \rightarrow AX=0006_H. (whereas, <u>MUL BL</u> \rightarrow AX=FB06_H)
- **<u>IDIV</u>** Ins.: Signed data Division. <u>Example</u>; if $BX = -2_H = FFFE_H$ and $DX,AX = -8_H = FFFFFF8_H$, <u>**IDIV BX**</u> \rightarrow (AX)_{Quotient} = 0004_H. (AH)_{Remainder} = 0000_H (whereas, <u>**DIV BX**</u> gives an error of 'division by zero' as the resulted quotient is greater than 7FFF_H)

Note: A divide-by-zero errors occur if the resulted quotient is out of range.

- <u>CBW</u> Ins.: Convert Byte to Word. By default, the byte stored in <u>AL register</u> is converted. <u>Example</u>; if $AL = -2_H = FE_H = \underline{1}111110_B$. Executing <u>CBW</u> instruction converts this byte to word by filling <u>AH register</u> with the <u>M.S.Bit of AL register</u>. Thus, AH = <u>11111111_B</u> = FF_H. Thus the resulted word is AX=FFFE_H
- <u>CWD</u> Ins.: Convert Word to Double-word. By default, the word stored in <u>AX register</u> is converted. <u>Example</u>; if $AX = 7FF2_H = 011111111110010_B$. Executing <u>CWD</u> instruction converts this word in to double word by filling <u>DX register</u> with the <u>M.S.Bit of AX register</u>. Thus, $DX = 0000000_B = 00_H$ and resulted double-word is, DX,AX = 00007FF2_H. Note: Solve example 5.18 in page 203 of book

Example 1: Assume AX = 0081H, BX = 0026H for question 1 and 2 1. MUL BL $\rightarrow AL$. BL = 81H * 26H = 1300H $\rightarrow AX = 1326H$

2. IMUL BL \rightarrow AL . BL = 2'S AL * BL = 2'S (81H) * 26H = 7FH * 26H = 12DAH \rightarrow 2's comp \rightarrow ED26H \rightarrow AX.

Assume AX = 0085H, BX = 0035H for question 3 and 4

3. DIV BL
$$\rightarrow \frac{AX}{BL} = \frac{0085H}{35H} = 02 (85-02*35=1B) \rightarrow 1B02 \Rightarrow AX$$

4. IDIV BL $\rightarrow \frac{AX}{BL} = \frac{0085H}{35H} = 1B02 \Rightarrow AX$

Logic Instructions: Flags are affected.

<u>Mnemonic</u>	<u>Meaning</u>	<u>Format</u>	Operation	Flags Affected
AND	Logical AND	AND D, S	$(\mathbf{S})\boldsymbol{\cdot}(\mathbf{D}) \rightarrow (\mathbf{D})$	OF, SF, ZF, PF, CF
				AF undefined
OR	Logical Inclusive OR	OR D, S	$(\mathbf{S}) + (\mathbf{D}) \rightarrow \ (\mathbf{D})$	OF, SF, ZF, PF, CF
				AF undefined
XOR	Logical Exclusive OR	XOR D, S	$(S) \oplus (D) {\rightarrow} (D)$	OF, SF, ZF, PF, CF
				AF undefined
NOT	LOGICAL NOT	NOT D	- (D) \rightarrow (D)	None

Note: This 88/86 instructions perform <u>bit by bit</u> logic operation on the specified source and destination operands

- <u>AND Ins.</u>: Bit by Bit logical AND operation. <u>Example</u>; if $AL = FE_H = 11111110_B$ and $BL = 2_H = 00000010_B$. Executing, <u>AND AL,BL</u> instruction gives, AL = 00000010_B = 2_H
- <u>OR Ins.</u>: Bit by Bit logical OR operation. <u>Example</u>; if $AL = -2_H = 11111110_B$ and $BL = 2_H = 00000010_B$. Executing, <u>OR AL,BL</u> instruction gives, $AL = 1111111\underline{1}0_B = FE_H$
- <u>XOR Ins</u>.: Bit by Bit logical XOR operation. Only difference between OR and XOR instruction is that '1 OR 1 = 1' and '1 XOR 1 = 0'. <u>Example</u>; if $AL = FE_H =$ 11111110_B and $BL = 2_H = 00000010_B$. Executing, <u>XOR AL,BL</u> instruction gives, $AL = 1111110_B = FC_H$
- <u>NOT Ins</u>.: Bit by Bit logical NOT (inversion) operation. Used to perform 1's complement. <u>Example</u>; if $AL = EE_H = 11101110_B$, executing, <u>NOT AL</u> instruction gives, $AL = 00010001_B = 11_H$

Note: Solve the example 5.20 of page 210 $\rightarrow \rightarrow$

Example: Clear bits 0 and 1, set bits 6 and 7 and invert bit 5 of register CL

 $\frac{Sol:}{C} \left\{ \begin{array}{l} AND \ CL, 1111 \ 1100_B \ ; \ clear \ bits \ 0 \ and \ 1 \\ OR \ CL, 1100 \ 0000_B; \ set \ bits \ 6 \ and \ 7 \\ XOR \ CL, 0010 \ 0000_B; \ invert \ bit \ 5. \end{array} \right.$

Assambly instructions	(AL)
MOV AL,01010101B	01010101
AND AL,00011111B	00010101
OR AL,11000000B	11010101
XOR AL,00001111B	11011010
NOT AL	001001

Mnemonic	Meaning	Format		Operation	Flags Affected
SAL/SHL	Shift arithmetic Left/shift Logical left	SAL/SHL D, CL	Shi bit p fill t	ft the (D) left by the number of ositions equal to count (CL)and he vacated bits positions on the right with zeros	CF,PF,SF,ZF AF undefined OF undefined if count (CL) ≠1
SHR	Shift logical right	SAR D, Count	Shif bit p fill t	t the (D) right by the number of ositions equal to count (CL) and he vacated bits positions on the left with zeros	CF,PF,SF,ZF AF undefined OF undefined if count (CL) ≠1
SAR	Shift arithmetic right		Shif bit p fill t	t the (D) right by the number of ositions equal to count (CL) and he vacated bits positions on the left with the original most significant bit	CF,PF,SF,ZF AF undefined OF undefined if count (CL) ≠1
- Shift instructions can be used to 'test isolated bits of a register' or 'for multiplication or division operations'.			 If only one binary digit is shift can be used directly as a oper But for multiple shifts, we not the count number in CL region 	fted, then '1' rand eed to assign ster	

Shift Instructions: Flags are affected. Original data is lost if shift operation of performed

Example1: For '<u>SAL/SHL BX,1</u>' Ins. → Shifted empty bits are filled with '0' and MSB goes to CF from the 1st shift. Further shift causes this data to be lost.



EE 390 : Digital System Engineering Handout 9 by Dr Sheikh Sharif Iqbal

Example2: For '<u>SHR BX,CL</u>' \rightarrow Shifted empty bits are filled with '0' and LSB goes to CF and then data is lost.



Example3: For '<u>SAR BX,CL</u>' → Shifted empty bits are filled with '<u>MSB value</u>' and LSB goes to CF and then the data is lost.



Example 4: Multiply AX by 10 using shift instructions:

Sol:

SHL AX, 1 MOV BX, AX MOV CL,2 (means each shift left multiplies by 2) SHL AX,CL ADD AX, BX

Exercise: Write a program to divide a number in AL register using shift Ins (see lab manual for assistant)

Rotate	Instructions:	Flags are	affected	Original	data	are not	lost d	due to	this c	peration
Rotate	mon actions.	I lags ale	arrected.	Onginar	uutu	are not	1051	auc io	unse	peration

Mnemonic	Meaning	Format	Operation	Flags Affected
ROL	Rotate left	ROL D, Count	Rotate the (D) left by the number of bit positions equal to Count. Each bit shifted out from the left most bit goes back into the rightmost bit position.	CF OF undefined if count ≠ 1
ROR	Rotate right	ROR D, Count	Rotate the (D) right by the number of bit positions equal to Count. Each bit shifted out from the rightmost bit goes back into the leftmost bit position.	CF , OF undefined if count ≠ 1
RCL	Rotate left with carry	RCL D, Count	Same as ROL except carry is attached to (D) for rotation.	CF, OF undefined if count ≠ 1
RCR	Rotate right with carry	RCR D, Count	Same as ROR except carry is attached to (D) for rotation.	CF, OF undefined if count ≠ 1



Example1: For '<u>**ROL AX,1**</u>' \rightarrow Rotated bits fill the empty slot. No data is lost.



Example2: For '**<u>ROR AX,CX</u>**' (*CL*=4) \rightarrow Rotated bits fill the empty slot. No data is lost.

Rotate Instruction with carry: Data is made of '15-bit register values and CF flag content'



Example3: For '<u>**RCR AX,1</u>'** \rightarrow Rotated bits include the register bits <u>and</u> the carry flag bit</u>

Solve all the review problems of chapter 5 (pg 222-228) and pass it next class.