# Handout 4 for EE-203


# **Digital Logic Circuits**

# **Sheikh Sharif Iqbal**

<u>(Ref: Text book and</u> <u>KFUPM Online course of EE-203)</u>

(Remember to solve all the related examples, exercises problems as given in the Syllabus)

- 5.3.4 & 5.10: Bipolar Junction Transistor (BJT) Switches: <u>Reference</u>: "Microelectronic Circuits by Sedra/Smith and EE-203 Online course, KFUPM - In chapter 5, BJT operating in active mode is used to design Amplifier. Now we will concentrate on the other two modes. At one extreme BJT operates in cutoff region (BJT  $\rightarrow$  OFF or  $I_C \approx 0$ ) and at other extreme BJT operates in saturation region (BJT  $\rightarrow$  ON, maximum  $I_C$ )
- If v<sub>i</sub> < 0.5 volt, the EBJ is reverse biased (R.B).</li>
  Since CBJ is also reverse biased (as V<sub>cc</sub> is '+')
  → BJT is OFF or operating in cutoff mode Thus, I<sub>B</sub>=0 , I<sub>C</sub>=0 , I<sub>E</sub>=0 , V<sub>C</sub>=V<sub>CC</sub>



- If  $v_i \ge 0.7$  volt, the EBJ is forward biased. If CBJ is still reverse biased (if  $V_C > 0.7$ )  $\rightarrow$  BJT is ON but in Active region (*can't be used as a switch*)
- With  $\uparrow v_i$ ;  $I_B \uparrow$  resulting an  $\uparrow V_B$  and  $\uparrow I_C$ . Thus,  $V_C$  will  $\downarrow$  and when  $V_C < V_B$  by 0.5v, CBJ will be F.B. As EBJ is still F.B. BJT is Saturated *Thus, V\_{BE} = 0.7, V\_{BC} = 0.5, V\_{CEsat} = 0.2, I\_{Csat} = (V\_{CC} V\_{CESat}) / R\_C and I\_B = I\_C / \beta\_{Sat}*

# **BJT Switches (cont'd.)**:


- If due to some reason (i.e. temperature change), the base current is reduced than the transistor will enter the active mode from the edge of saturation. So the base current is designed to be higher than the edge of saturation value, by a factor of 2 to 10. This is called overdrive factor.
- Example: For the circuit shown, select a value for  $R_B$  so that transistor saturates with an overdrive factor of 10. The BJT have a minimum  $\beta$ =30 and  $V_{CEsat}$ =0.2V. What is the resulted value of forced  $\beta$ ?

- Solution:

$$I_C = (5 - 0.2) / 1 \text{ k} = 4.8 \text{ mA}; I_B = I_C / \beta = 0.16 \text{ mA};$$


**So,** 10 
$$I_B = (V_{CC} - V_{BE}) / R_B$$
 ;  $R_B = 2.7 \text{ k}$ 

and  $\beta_F = I_C / I_{BF} = 3$ 




## **BJT Switches Parameters:**

- Internal capacitance of BJT introduces a time delay between the application of  $i_B$  and the flow of  $i_C$ . The measure of BJT's switching speed depends on its delay-time ( $t_d$ , n-sec), rise-time ( $t_r$ , n-sec), turn-on-time ( $t_{on}$ ), storage-time ( $t_s$ ) and turn-off-time ( $t_{off}$ ). Often larger ts constitute the limiting factor on S/W



# <u>Chapter 10</u> → 10.1 Digital Logic Circuits:

- In this slide, logic level specification of digital circuits are presented.
- Analog systems uses continuous property of electrical signals, whereas in digital systems, electrical signals represent numbers. Typically in binary digital circuits, it is customary to choose two predetermined DC voltage levels to represent logic high '1' or low '0'.
- However, in order to allow for the inevitable
  component tolerances and other effects that change
  the signal voltage levels, two distinct voltage ranges
  are usually used instead of two voltage values



- Thus, in digital circuits, if the signal voltage lies in the range  $V_{L1}$  to  $V_{L2}$ , the signal is interpreted as logic low or '0'. But if signal voltage lies in the range  $V_{H1}$  to  $V_{H2}$ , the signal is interpreted as logic high or '1'. Note, the undefined region voltages are never used.


# **10.1: Characteristics of Digital Logic circuits:**

Characteristics that are essential to successfully design digital circuits are; (a) <u>Allowable range</u> of input and output voltage/current at gates

- If 'H' represents high or 'logic 1' state and 'L' represents low or 'logic 0'
  - - $V_{I\!H}$  is the minimum voltage level at the input to be recognized as  ${f H}.$
  - - $V_{I\!L}$  is the maximum voltage level at the input to be recognized as L.
  - $V_{O\!H}$  is the minimum voltage at the output when in state **H**.
  - $V_{OL}$  is the maximum voltage at the output when in state L.
  - $I_{I\!H}$  is the current flowing into input when a high voltage is applied.
  - $I_{I\!L}$  is the current flowing into input when a low voltage is applied.
  - $I_{OH}$  is the current flowing out of the output when in state H or high.
  - $I_{OL}$  is the current flowing out of the output when in state **L** or low.
- Error free or unambiguous communication of logic level, from one gate to another, in a digital system require:  $V_{OH}$  >=  $V_{IH}$  and  $V_{OL}$  <=  $V_{IL}$

#### **10.1: Characteristics of Digital Logic circuits:** Cont'd...

(b) <u>Noise Margin</u> (≈ *expressed in volt*): Noise margin is a measure of the extent to which a logic circuit can tolerate noise or unwanted signals.




#### **10.1: Characteristics of Digital Logic circuits:** (*Loading rule*)

- (c) <u>Fan-in</u> of a logic gate is the number of its inputs driving the gate.
- <u>Fan-out</u>: The output of a logic gate often has to drive a number of other gate inputs. However, a gate can only supply a limited amount of current.

Thus, *fan-out* of a gate is the maximum number of gates, allowed to be connected at the output of that gate, and are reliably driven by that gate.

- For logic high input, output of TTL inverter will be logic low. Thus, it will sink current from the load gates. Fan-out of this gate, specifies the max. no. of load gates that are successfully driven by the inverter output.
- If the inverter is sinking current from only one gate, the internal voltage drop in  $'I_{RI}'$  is low and  $v_{out} = V_{RI} = 'logic low' < V_{OL(max)}$
- But if the given inverter is driving 30 gates,  $V_{RI}$ ' is high and  $v_{out} > V_{OL(max)}$  or  $\neq$  'logic 0 $\Rightarrow$  ERROR




#### **10.1: Characteristics of Digital Logic circuits:** Cont'd....

(d) **<u>Propagation delay</u>** ( $\approx$  *expressed in nano-seconds*):  $t_P$  is a measure of time taken to change the output state after an input is applied. Thus,

 $t_{PHL} \rightarrow$  time taken to change from '1' to '0' &  $t_{PLH} \rightarrow$  time to change from '0' to '1'

Then, average propagation delay of a transistor inverter circuit, expressed in terms of  $t_{PHL}$  and  $t_{PLH}$  are given by;



Thus, switching speed of a logic circuit is limited by propagation delay.

#### **10.1: Characteristics of Digital Logic circuits:** Cont'd....

- (e) **<u>Power Dissipation</u>** (*≈milliwatts*): is the supplied power required to operate the gate and is an important factor in designing portable digital products.
  - When the output of a logic gate is in logic high state or 'logic 1', it draws a current of 'I<sub>CCH</sub>'.
  - But if the output is in logic low state, it draws a current of 'I<sub>CCL</sub>'
  - If gate is connected with a power supply of  $'V_{CC}'$  volt, then the average current drawn by the gate is:

$$\mathbf{I}_{\mathrm{CC}(\mathrm{ave})} = \frac{\mathbf{I}_{\mathrm{CCH}} + \mathbf{I}_{\mathrm{CCL}}}{2}$$

and average *power-dissipated* in a gate is:


$$\mathbf{P}_{D_{(ave)}} = \mathbf{I}_{\mathrm{CC}(ave)} \times \mathbf{V}_{\mathrm{CC}}$$

- Power dissipation also occurs in the gate during switching operation
- (f) <u>Delay power product</u> (*should be as small as possible*): is a figure of merit that describe the gates power requirement and the related switching speed. High speed switches often require more power.

Thus, *delay-power-product* is given by:  $t_{p(ave)} \times P_{D(ave)}$ 

# **Evolution of Logic Gates → DL gate → RTL Inverters:**


- Primary building block used in digital circuits are inverters
- Simplest of logic inverter uses a voltage-controlled switch (figure below)
- In early days, the switch was made using only transistors and resistors, constituents of the resistor transition (DTL) formily.



- If logic high input is applied to this transistor switch, the transistor becomes saturated and the switch will be on. Consequently, the circuit will sink current from any output device and the collector emitter saturation voltage ( $V_{CEsat}$ ), will appear in the output => logic low state

# Improvement of Logic inverters; RTL -> DTI -> TTI .

- If logic low input is applied to this transistor, the transistor will cut off and the switch will be open. Consequently, the circuit will source current for any output device, and due to small voltage drop in the collector resistor, the output will be at logic high. If no load is connected with the output, as shown in the figure,  $V_{cc}$  will appear in the output port => logic high or '1'
- RTL switches were later improved by adding diodes in the input stage called diode transistor logic (DTL) circuits. Figure shows DTL NOR gate
- Further improvement of the DTL gates were achieved by using multiple transistors, called transistor transistor logic (TTL) circuits,



logic

low

switch open

 $V_{CC}$ 

RTL

Inver


-ter

logic high

- The logic gates belonging to this family were very popular due to its microchip- area-efficient design and the use of multi-emitter transistor.


# TTL → CMOS Inverters → BiCMOS :

- MOS is used to make voltage controlled switches, as it consumes low power and has very small size.
- In CMOS inverters, complementary switches made of NMOS and PMOS are used as a pulldown and pull-up networks, respectively.
- If  $V_{in} = logic low or '0'$ , the PMOS will be ON, whereas the NMOS will remain OFF. Consequently, the circuit will source current to output device and  $V_{out} = logic high or '1'$
- If  $V_{in} = logic high or '1'$ , the PMOS will be OFF, whereas the NMOS will turn ON. Consequently, the circuit will sink current from any output device and circuit output,  $V_{out} = logic low or '0'$
- BiCMOS combines advantages of TTL & CMOS




# **Another Type (ECL) of Logic Inverters :**

- Emitter coupled logic (ECL) gates uses double throw switches to realize logic inversion.
- This current steering logic arrangement is implemented using differential amplifiers, & yields the fastest available digital logic gates.
- This is because the ECL operates BJT's in active modes, and thus don't have storage time delay (from operating in Saturation and cutoff regions)




### **Resistor Transistor Logic (RTL) Gates:** (For your information only)



**Example:** Find the logic function implemented by this RTL circuit.


Solution: SR Flipflop (v<sub>in1</sub>=S, v<sub>in2</sub>=R v<sub>out</sub>=Y)



## Transistor-Transistor Logic (TTL) Inverter: (using BJT Switches)

Say  $V_{CC} = 5 v$ ,  $V_{D (anv)} = 0.7 v$ ,

- Evolved from DTL circuits. Diodes are replaced with multi-emeter BJT's for more area-efficient IC desing. In TTL, BJT's operate in inverse active mode.
- TTL has Input stage, Driver stage and Output stage.




• For  $0 < v_{in} < 0.5v' => Q_1$  is ON (sat.) and  $V_{out}$  is given by section 'AB'.

- At 'A',  $Q_2=Q_4=$  off as  $V_{BQ2}=0.1$ , thus  $Q_3 \& D_1$  remain ON.  $V_{out}=$  logic 1
- At 'B',  $(V_B)_{Q2} = V_{in} + (V_{CEsat})_{Q1} = 0.5 + 0.1 = 0.6v$ , thus  $Q_2$  begins to turn ON
- For '0.5< $V_{in}$ <1.2v' => Q<sub>1</sub> remains ON and  $V_{out}$  is represented by 'BC'
- If V<sub>in</sub> increases from 0.5v, (V<sub>B</sub>)<sub>Q2</sub> increases (V<sub>B</sub>>0.6v) and Q<sub>2</sub> operates as an amplifier with more and more 'I<sub>S</sub>' diverted to its base as (I<sub>B</sub>)<sub>Q2</sub>.
- Consequently, (I<sub>E</sub>)<sub>Q2</sub> and (V<sub>B</sub>)<sub>Q4</sub> increases but still remains insufficient (as <0.6 volt) to turn Q<sub>4</sub> ON. Thus, Q<sub>3</sub> and D<sub>1</sub> remains ON and V<sub>out</sub>='1'


'BC' => Since Q<sub>1</sub> is sat., an increase in input voltage will appear at base of Q<sub>2</sub>, as (V<sub>C</sub>)<sub>Q1</sub>=(V<sub>B</sub>)<sub>Q2</sub>. Thus, Q<sub>2</sub> starts to turn on after point B
Thus at point B, Q<sub>2</sub> is OFF => (V<sub>E</sub>)<sub>Q2</sub>=0; But at point C, Q<sub>2</sub> is in active

region & Q<sub>4</sub> is close to turn-on as  $(V_E)_{Q2} = <0.6v$ ; yields  $0 < (I_E)_{Q2} = <0.6mA$ 



- For `1.2< $V_{in}$ <1.4v' => Q<sub>1</sub> is ON and  $V_{out}$  is given by 'CD'. At 'C', Q<sub>4</sub> starts to conduct as  $V_{in}$ =( $V_{BE}$ )<sub>Q4</sub>+( $V_{BE}$ )<sub>Q2</sub>-( $V_{CEsat}$ )<sub>Q1</sub>=0.6+0.7-.1=1.2v
- As  $(V_E)_{Q2}=0.6 \text{ v}$ ,  $(I_E)_{Q2}=0.6 \text{ mA}$  and  $(V_C)_{Q2}=5-(0.6 \text{ x } 1.6 \text{k})=4 \text{ v}$ ; Thus,  $Q_3$  and  $D_1$  remains ON and  $V_{out}=(V_C)_{Q2}-(V_{BE})_{Q3}-V_{D1}=4-.65-.65=2.7 \text{ v}$
- As  $V_{in}$  increases ;  $(I_B)_{Q2} \approx (I_E)_{Q2}$  increases ;  $(V_B)_{Q4}$  increases but  $(V_B)_{Q3}$ decreases until  $Q_4$  is saturated and  $Q_3$  and  $D_1$  is cut-off at 'D'.  $V_{out} = 0$ '
- For  $V_{in}$ >1.4 volt, the EBJ of Q<sub>1</sub> becomes RB as  $(V_B)_{Q1}$ =2.1 volt. But the CBJ still remains FB and Q1 starts operating in an inverse-active mode.
- Thus,  $(I_B)_{Q1}$  flows into the base of  $Q_2$  and saturates it. Also  $(I_E)_{Q2}$  saturates  $Q_4$  and output is pulled to 'logic 0' state.  $V_{out} = (V_{CEsat})_{Q4} = 0.1 v$
- As  $(V_B)_{Q3} = (V_B)_{Q4} + (V_{CEsat})_{Q2} = 0.7 + 0.1 = 0.8v$ ,  $Q_3$  switches OFF as it needs at least  $V_{out} + V_D + (V_{BE})_{Q3} = 1.5v$  to turn itself and the diode ON.


#### **TTL NAND Gates:** As per design, Q1 → inverse active (CBJ is FB & EBJ is RB)



<b>Characteristics of TTL gates</b>	Propagation Delay (ns)	Power Dissipation (mW)	Speed-power product (pJ)
Standard TTL (packaged in 54/74 IC series)	10	10	100
Low-power TTL or 'LTTL'	33	1	33
High speed TTL or 'HTTL'	б	22	132
Schottky TTL or 'STTL' (packaged in 74SIC series)	3	19	57
Low-power Schottky TTL or 'LSTTL' ( <i>in</i> 74LS IC series)	5	2	10
Advanced Schottky TTL or 'ASTTL' ( <i>in</i> 74AS IC series)	0.075	20	1.5
Advance Low power Schottky or ALSTTL ( <i>74ALS IC series</i> )	4	1	4

### **TTL Example Problem and solution:**


**Question:** Analyze this TTL gate and find all the node currents and voltages for  $V_{inl} = V_{in2} = V_{in3} = V_{in4} = '1'$  and  $(V_{BE})_{Dl} = (V_{BE})_{Q's} = 0.7v$  and  $(V_{CEsat})_{Q's} = 0.2v$ 



Again,  $V_{C,Q3,4} = V_{B,Q5} + V_{CEsat,Q3} = 0.9v$ , which is not enough to turn  $Q_6 \& D_1$ ON  $=>I_{B,Q6} = 0$ . So,  $I_{1.6K\Omega} = (5-0.9)/1.6k = 2.56 \text{mA} \& I_{E,Q3,4} = I_{C,Q1} + I_{C,Q2} + I_{1.6K\Omega}$  $= 4 \text{ mA} (\text{as } I_{C,Q1} = I_{C,Q2}) \& I_{1K\Omega} = .7/1k = .7 \text{mA} \& I_{B,Q5} = 4-.7 = 3.3 \text{mA} => v_{out} = .2v$ 


# **Basic ECL (Emitter coupled logic ) Inverters :**

- ECL uses two voltage level about '-0.8 v' for logic-high and '-1.8 v' for logic-low



- In Reference Stage: Circuit components are selected to set the value of  $V_{Ref}$ =-1.3v', which is midpoint of signal logic swing from -.8 to -1.8v
- <u>Input Stage</u>: if  $V_{in} > (V_{ref} + 4V_T)$ , Q<sub>1</sub> is ON and Q<sub>2</sub> is OFF. So current flows through Q<sub>1</sub>. But, if  $V_{in} < (V_{ref} + 4V_T)$ , Q1 is OFF and Q2 is ON. **'I'** flows via Q2

 $-V_{supply}$  - <u>Output Stage</u>: Emitter follower is used to shift the output voltage logic level down by  $'V_{BE(Q4)}'$  (or 0.8 v) from that of  $'V_{INV}'$ . This results (*shown later*) to an ECL output voltage logic swing of ; -0.8v to -1.8v. This stage also provides the gate with low output resistance and large output current to improve the gate FANOUT capability. The outputs are referenced to GND to improve the noise immunity of the gate. **<u>10.2: CMOS Inverter:</u>** - MOS logic circuits dissipates much less power. The high  $Z_{in}$  of MOS allows temporary charge storage, applied in memory circuits. MOS IC's has higher integration level due to optimized feature size and tight circuit packing.




For ' $0 < v_i < V_t$ '; since  $v_{GSN} < V_t$   $Q_N$  is OFF and since  $v_{SGP} > V_t$   $Q_P$  is ON. So  $Q_P$  pulls-up the output to logic-high level. Thus,  $v_0 = V_{OH}$ For ' $V_t < v_i < V_{IL}$ '; SAT  $Q_N$  acts as a load and  $Q_P$  remains ON. So  $Q_P$  pulls-up the output to

logic-high level Thus,  $v_0 = V_{OH}$ 

For ' $V_{IL} < v_i < V_{IH}$ ';  $Q_N$  and  $Q_P$ don't act as switch. So this is a forbidden region of operation


For ' $V_{IH} < v_i < V_{DD}$ ';  $Q_N$  is ON,  $Q_P$  acts as load or off. So the output is  $\rightarrow v_0 = V_{0L}$ 



10.3.2: CMOS NOR Gate: Note pull-up network (PUN), Pull-down network (PDN)

<u>**10.3.4/5:**</u> Use Demorgan's theorem (as in EE 200) to <u>design</u> the <u>electronic</u> circuit. - Figure below:  $\mathbf{v}_{out} = \overline{v_{in3}} + \overline{v_{in1}} \overline{v_{in2}} \rightarrow PUN$  and dual  $\overline{\mathbf{v}_{out}} = \mathbf{v}_{in3} \cdot (\mathbf{v}_{in1} + \mathbf{v}_{in2}) \rightarrow PDN$ - For a complex logic function:  $Y = \overline{A(B+CD)} \rightarrow \overline{A} + \overline{B(C+D)}$ . And the following CMOS circuit is shown in figure 10.14 of pg 968. Note the design of PUN & PDN's **Example on CMOS:** 

Question: Find the logic function performed by the following CMOS gate.



**Solution:** The gate consist of three CMOS, where  $Q_2$ ,  $Q_4$  and  $Q_6$  (PMOS's) acts as PUN and  $Q_1$ ,  $Q_3$  and  $Q_5$  (NMOS's) acting as PDN.

• if  $v_{in3}$  or  $(v_{in1} \text{ and } v_{in2})$  are at 'logic 0', switches  $Q_{1}$ ,  $Q_{3}$  and  $Q_{5}$  remains OFF, but loads  $Q_{6}$  or  $(Q_{2} \text{ and } Q_{4})$  is ON  $\Longrightarrow v_{out} = '1'$  $v_{out} = \overline{v_{in3}} + (\overline{v_{in1}} \cdot \overline{v_{in2}}) = \overline{v_{in3}} \cdot (v_{in1} + v_{in2})$ 

• if  $v_{in3}$  and  $(v_{in1} \text{ or } v_{in2})$  are at 'logic 1',


loads  $Q_{2}$ ,  $Q_{4}$  and  $Q_{6}$  remains OFF, but switches  $Q_{5}$  and  $(Q_{1} \text{ or } Q_{3})$  turns ON => $v_{out}$ = '1'. So, LFP is,  $\overline{v_{out}} = v_{in3} \cdot (v_{in1} + v_{in2})$ ; or,  $v_{out} = \overline{v_{in3} \cdot (v_{in1} + v_{in2})}$ 

Same results in both cases makes the gate consistance in terms of components

#### **10.3.8: Transistor Sizing:**

- ] NMOS/PMOS, W/L selection is: to provide the gate with currentdriving capability in both directions equal to that of a basic inverter.
- As an example of proper sizing, let us consider the previous two input CMOS NOR gate. For the pull-down network of this gate, the lowest current flow is obtained when only one of the NMOS switches are conducting. Thus, W/L ratio of each NMOS transistor can be equated to the W/L ratio of the NMOS switch of the basic inverter.
- But for the pull-up network, the worst case is obtained when all the inputs are at logic low and both series PMOS's are conducting. Since equivalent W/L ratio will be one-half of that of each PMOS transistor, the selected W/L ratio of each PMOS should be double compared to the W/L ratio of the PMOS transistor of a basic inverter.

#### Q: If the basic inverter has n=2, p=5, find the W/L ratios for all the MOS's.



**Solution:** For the PDN, the worst case occurs when NMOS's  $Q_2$  and either  $Q_3$  or  $Q_4$  is ON.


Since, two transistors are in series, W/L of the transistors should be twice compared to basic inverter's  $Q_N$  Thus, W/L of  $Q_2=Q_3=Q_4=2n=4$ 

For the PUN, the worst case occurs when PMOS's  $Q_1$ ,  $Q_3$  and  $Q_4$  are ON. Since, in

this case, three transistors are in series, W/L of each of these transistors should be three times of that of  $Q_P$  in the basic inverter.

Thus,  $(W/L)_{PMOS}$  of  $Q_2 = Q_3 = Q_4 = 3 p = 15$ Similarly, it can be shown that for  $(Q_1)_{NMOS}$ , W/L = n = 2 and  $(Q_2)_{PMOS}$ , W/L = 1.5p = 7.5

#### For series connected MOSFET:



For parallel connected MOSFET

$$Q_3 = \frac{n}{2} Q_4 = \frac{n}{2}$$


$$(W/L)_{Q's} = \frac{n}{2}$$

$$2*0.5n = n,$$
or  $\approx$  to that of a basic inverter

# **BICOMOS logic gates:**

- BiCMOS is a VLSI technology that unites Bipolar and CMOS circuits on the same chip to combine the advantages of both logic families. Consiquently, BiCMOS digital gates enjoys both, the low-power, high- input-impedance and wide-noise-margin of CMOS and the high current- driving-capability and high-speed-switching of BJT
- Furthermore, since BiCMOS technology is well suited for implementing highperformance analog circuits, realization of both analog and digital functions on the same IC chip or 'system on a chip' becomes attainable.
- BiCMOS Logic Gates are especially suitable for large capacitive loads (greater than 0.5 pF or so) or when the logic gate has to drive a number of other logic gates, requiring large amount of output current.
- Modern BiCMOS, invented by intel, was available in the market in 1992 and was eventually used to construct VLSI chips for personal computers.


#### **Basic BiCOMOS logic inverter:**




- BiCMOS inverter consist of a CMOS inverter  $(Q_P, Q_N)$  and a BJT output stage  $(Q_1, Q_2)$
- For <u>logic low input</u> =>  $Q_N$  turns OFF, leading  $Q_2$  to remain OFF. But  $Q_P$  turns ON and supplies base current to  $Q_1$ . Consequently,  $Q_1$  turns ON and supplies load current
- But,  $Q_1$  turns off when  $v_{out} = V_{DD} V_{BE1} =>$  Disadvantage:  $V_{OH} < V_{DD}$  by  $V_{BE1}$
- For <u>logic high input</u> =>  $Q_P$  turns OFF resulting  $Q_I$  to remain OFF. But  $Q_N$  turns ON, and the supplied base current turns  $Q_2$  ON, which provides a large current path to quickly discharge capacitive load. Since,  $Q_2$  turns off when  $v_{out} = V_{BE2}$ , & leads to a disadvantage of  $V_{OL} = V_{BE2} \neq 0$ '. Improvement  $\rightarrow$  bleeder-resistors,  $R_1 \& R_2 \rightarrow R_{1, \text{ not GNDed}}$

#### Pass Transistor Logic (PTL) Circuits: Also called 'transmission-gate logic'

- In PTL technology, logic circuits use series and/or parallel combination of NMOS or CMOS switches to provide low resistance paths to either  $V_{CC}$  or GND. A PTL 'AND gate' is shown in figure with logic function of;  $v_{out} = v_{in1} \cdot v_{in2} \cdot v_{in3}$
- NMOS and CMOS switches for implementing PTL switches:





For CMOS switches, if vout= '0', vinC=VDD and vin changes state from low to high (vin=>VDD) => transistors QN and QP both conducts. Thus, *iout* is the sum of; iDN=0.5kn(VDD-Vtn-vo)2 and iDP=0.5kp(VDD-|Vtn|)2. But as vo=>VDD-Vtn, iDN=>0, although *iDP* continues to charge *C* until vo=VDD. Thus, *tPHL* of CMOS is lower then NMOS due to extra initial current, *iDP*.

For CMOS switch in fig. b, when  $vin \ge 0$ , QN and QP interchanges roles.