



		ails of th				ubb		
Instr	uction	Meaning			Fo	rmat		
add	rd, rs, rt	addition	$0p^{6} = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x20
sub	rd, rs, rt	subtraction	$0p^{6} = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x22
and	rd, rs, rt	bitwise and	$0p^{6} = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x24
or	rd, rs, rt	bitwise or	$0p^{6} = 0$	rs⁵	rt ⁵	rd ⁵	0	0x25
xor	rd, rs, rt	exclusive or	$0p^{6} = 0$	rs ⁵	rt ⁵	rd ⁵	0	0x26
slt	rd, rs, rt	set on less than	$0p^{6} = 0$	rs⁵	rt ⁵	rd ⁵	0	0x2a
addi	rt, rs, im ¹⁶	add immediate	0x08	rs⁵	rt ⁵	im ¹⁶		
slti	rt, rs, im ¹⁶	slt immediate	0x0a	rs⁵	rt ⁵	im ¹⁶		
andi	rt, rs, im ¹⁶	and immediate	0x0c	rs ⁵	rt ⁵	im ¹⁶		
ori	rt, rs, im ¹⁶	or immediate	0x0d	rs ⁵	rt ⁵	im ¹⁶		
xori	rt, im ¹⁶	xor immediate	0x0e	rs ⁵	rt ⁵	im ¹⁶		
lw	rt, im ¹⁶ (rs)	load word	0x23	rs ⁵	rt ⁵	im ¹⁶		
SW	rt, im ¹⁶ (rs)	store word	0x2b	rs ⁵	rt ⁵	im ¹⁶		
beq	rs, rt, im ¹⁶	branch if equal	0x04	rs ⁵	rt ⁵		im ¹⁶	
bne	rs, rt, im ¹⁶	branch not equal	0x05	rs ⁵	rt ⁵		im ¹⁶	
i	im ²⁶	jump	0x02			im ²	6	


Regi	ister Transfer Level (R	TL)
✤ RTL is a d	description of data flow between regi	sters
✤ RTL gives	a meaning to the instructions	
 All instruct 	tions are fetched from memory at ac	ldress PC
Instruction	RTL Description	
ADD	$\text{Reg}(\text{Rd}) \leftarrow \text{Reg}(\text{Rs}) + \text{Reg}(\text{Rt});$	$PC \gets PC + 4$
SUB	$Reg(Rd) \leftarrow Reg(Rs) - Reg(Rt);$	$PC \gets PC + 4$
ORI	$Reg(Rt) \leftarrow Reg(Rs) zero_ext(Im16);$	$PC \gets PC + 4$
LW	$Reg(Rt) \leftarrow MEM[Reg(Rs) + sign_ext(Im16)];$	$PC \leftarrow PC + 4$
SW	$MEM[Reg(Rs) + sign_ext(Im16)] \leftarrow Reg(Rt);$	$PC \leftarrow PC + 4$
BEQ	if $(\text{Reg}(\text{Rs}) == \text{Reg}(\text{Rt}))$ $\text{PC} \leftarrow \text{PC} + 4 + 4 \times \text{sign} \text{extend}(\text{Im16})$ else $\text{PC} \leftarrow \text{PC} + 4$	
Single Cycle Processor Design	ICS 233 – Computer Architecture & Assembly Language ©	Muhamed Mudawar – slide 8


			re Executed in Steps
∻ R-	type	Fetch instruction: Fetch operands: Execute operation: Write ALU result: Next PC address:	$\begin{array}{l} \text{Instruction} \leftarrow \text{MEM[PC]} \\ \text{data1} \leftarrow \text{Reg(Rs)}, \text{data2} \leftarrow \text{Reg(Rt)} \\ \text{ALU_result} \leftarrow \text{func(data1, data2)} \\ \text{Reg(Rd)} \leftarrow \text{ALU_result} \\ \text{PC} \leftarrow \text{PC} + 4 \end{array}$
✤ I-tỳ	ype	Fetch instruction: Fetch operands: Execute operation: Write ALU result: Next PC address:	$\begin{array}{l} \text{Instruction} \leftarrow \text{MEM[PC]} \\ \text{data1} \leftarrow \text{Reg(Rs)}, \text{data2} \leftarrow \text{Extend(imm16)} \\ \text{ALU_result} \leftarrow \text{op(data1, data2)} \\ \text{Reg(Rt)} \leftarrow \text{ALU_result} \\ \text{PC} \leftarrow \text{PC} + 4 \end{array}$
♦ BE	EQ	Fetch instruction: Fetch operands: Equality: Branch:	Instruction \leftarrow MEM[PC] data1 \leftarrow Reg(Rs), data2 \leftarrow Reg(Rt) zero \leftarrow subtract(data1, data2) if (zero) PC \leftarrow PC + 4 + 4xsign_ext(imm16) else PC \leftarrow PC + 4


✤ LW	Fetch instruction: Fetch base register: Calculate address:	Instruction ← MEM[PC] base ← Reg(Rs)
	Read memory:	address ← base + sign_extend(imm16) data ← MEM[address]
	Write register Rt:	$\text{Reg}(\text{Rt}) \leftarrow \text{data}$
	Next PC address:	$PC \leftarrow PC + 4$
✤ SW	Fetch instruction:	Instruction ← MEM[PC]
	Fetch registers:	base \leftarrow Reg(Rs), data \leftarrow Reg(Rt)
	Calculate address:	address ← base + sign_extend(imm16)
	Write memory:	MEM[address] ← data
	Next PC address:	$PC \leftarrow PC + 4$
		concatenation
💠 Jump	Fetch instruction:	Instruction \leftarrow MEM[PC] /
	Target PC address:	target ← PC[31:28] Imm26 '00'
	Jump:	PC ← target































































































Main Control Signals							
Signal	Effect when '0'	Effect when '1'					
RegDst	Destination register = Rt	Destination register = Rd					
RegWrite	None	Destination register is written with the data value on BusW					
ExtOp	16-bit immediate is zero-extended	16-bit immediate is sign-extended					
ALUSrc	Second ALU operand comes from the second register file output (BusB)	Second ALU operand comes from the extended 16-bit immediate					
MemRead	None	Data memory is read Data_out ← Memory[address]					
MemWrite	None	Data memory is written Memory[address] ← Data_in					
MemtoReg	BusW = ALU result	BusW = Data_out from Memory					
Beq, Bne	PC ← PC + 4	$PC \leftarrow Branch target address$ If branch is taken					
J	$PC \leftarrow PC + 4$	PC ← Jump target address					


Ор	Reg Dst	Reg Write	Ext Op	ALU Src	Beq	Bne	J	Mem Read	Mem Write	Mem toReg
R-type	1 = Rd	1	х	0=BusB	0	0	0	0	0	0
addi	0 = Rt	1	1=sign	1=lmm	0	0	0	0	0	0
slti	0 = Rt	1	1=sign	1=lmm	0	0	0	0	0	0
andi	0 = Rt	1	0=zero	1=lmm	0	0	0	0	0	0
ori	0 = Rt	1	0=zero	1=lmm	0	0	0	0	0	0
xori	0 = Rt	1	0=zero	1=lmm	0	0	0	0	0	0
lw	0 = Rt	1	1=sign	1=lmm	0	0	0	1	0	1
SW	х	0	1=sign	1=lmm	0	0	0	0	1	х
beq	х	0	х	0=BusB	1	0	0	0	0	х
bne	х	0	х	0=BusB	0	1	0	0	0	х
j	х	0	х	х	0	0	1	0	0	х





				uth Table
In	put	Output	4-bit	
Op ⁶	funct ⁶	ALUCtrl	Encoding	
R-type	add	ADD	0000	
R-type	sub	SUB	0010	The 4-bit ALUCtrl is
R-type	and	AND	0100	encoded according to the
R-type	or	OR	0101	ALU implementation
R-type	xor	XOR	0110	
R-type	slt	SLT	1010	Other ALU control
addi	х	ADD	0000	encodings are also
slti	х	SLT	1010	possible. The idea is to
andi	х	AND	0100	choose a binary encoding
ori	х	OR	0101	that will simplify the logic
xori	х	XOR	0110	that will simplify the logic
lw	х	ADD	0000	
SW	х	ADD	0000	
beq	х	SUB	0010	
bne	х	SUB	0010	
i	х	х	х	














			Soluti	on			
Instruction Class	Instruction Memory	Register Read	ALU Operation	Data Memory	Register Write	Total	
ALU	200	150	180		150	680 ps	
Load	200	150	180	200	150	880 ps	
Store	200	150	180	200		730 ps	
Branch	200	200 150 180 ← Compare and write PC 530 ps					
Jump 200 150 ← Decode and write PC 350 ps							
♦ Clo	ed single-c ock cycle = 8 ulti-cycle im	380 ps dete	ermined by I	: ongest delay	(load instru	uction)	
		•					
♦ Clo	ock cycle = r	nax (200, ⁻	150, 180) = 2	200 ps (maxi	mum delay	at any step	
♦ Av	erage CPI =	0.4×4 + 0	.2×5 + 0.1×4	4+ 0.2×3 + 0.	1×2 = 3.8		
	a 088 = au	s / (3.8 ×	200 ps) = 8	880 / 760 =	1.16		

