## **MIPS Instruction Set**

## Architecture

## ICS 233

Computer Architecture and Assembly Language Prof. Muhamed Mudawar

College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals













<b>^</b>	NIPS Re	egister Co	onventions			
✤ Assem	bler can refe	er to registers I	by name or by number			
♦ It is	easier for you	to remember regi	sters by name			
♦ Ass	embler convert	s register name t	o its corresponding number			
Name	Register	Usage				
\$zero	\$0	Always 0	(forced by hardware)			
\$at	\$1	Reserved for asser	nbler use			
\$v0 - \$v1	\$2 - \$3	Result values of a function				
\$a0 - \$a3	\$4 - \$7	Arguments of a fun	ction			
\$t0 - \$t7	\$8 - \$15	Temporary Values				
\$s0 - \$s7	\$16 - \$23	Saved registers	(preserved across call)			
\$t8 - \$t9	\$24 - \$25	More temporaries				
\$k0 - \$k1	\$26 - \$27	Reserved for OS ke	ernel			
\$gp	\$28	Global pointer	(points to global data)			
\$sp	\$29	Stack pointer	(points to top of stack)			
Ċ.f.m	\$30	Frame pointer	(points to stack frame)			
9Tb			(manual lange and from the second lange and la			





















Instructio	n	Meaning			R-Туре	e Format		
and \$s1, \$s	s2, \$s3	\$s1 = \$s2 & \$s3	op = 0	rs = \$s2	rt = \$s3	3 rd = \$s1	sa = 0 f = 0	0x24
or \$s1, \$s	s2, \$s3	s1 = s2   s3	op = 0	rs = \$s2	rt = \$s3	3 rd = \$s1	sa = 0 f = 0	0x25
xor \$\$1, \$5 nor \$\$1, \$5	s∠, \$s3 s2, \$s3	$s_1 = s_2 ^ s_3$ $s_1 = ~(s_2 s_3)$	op = 0 op = 0	rs = \$s2 rs = \$s2	rt = \$S3	ra = \$s1 3 rd = \$s1	sa = 0 f = 0	0x26 0x27
Assur	me \$	s1 = 0xab	cd123	4 and	\$s2	= 0xf:	£££000	0
Assur	nples: me \$៖ \$ទ0	s1 = 0xab ,\$s1,\$s2	cd123	4 and ⊧ \$s0	\$s2 = 0	= 0xf: xabcd	<del>£££</del> 000 0000	0
Assur and or	nples: me \$s \$s0 \$s0	s1 = 0xab ,\$s1,\$s2 ,\$s1,\$s2	cd123 # #	4 and \$\$0 \$\$0	\$s2 = 0 = 0	= 0xf: xabcd xffff	£££000 0000 1234	0
Assur and or xor	nples: me \$: \$s0 \$s0 \$s0	s1 = 0xab ,\$s1,\$s2 ,\$s1,\$s2 ,\$s1,\$s2	cd123 # # #	4 and \$\$0 \$\$0 \$\$0 \$\$0	\$s2 = 0 = 0 = 0	= 0xf: xabcd xffff x5432	£££000 0000 1234 1234	0



	ruction		Meanir	ng			R-Type	Forma	it	
sll	\$s1,\$s2,7	10 \$s	1 = \$s2 <	< 10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 0
srl	\$s1,\$s2,*	10 \$s	1 = \$s2>:	>>10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 2
sra	\$s1, \$s2,	10 \$s	1 = \$s2 >	> 10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 3
sllv	\$s1,\$s2,\$	\$s3 \$s	1 = \$s2 <	< \$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 4
srlv	\$s1,\$s2,\$	\$s3 \$s	1 = \$s2>:	>>\$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 6
srav	\$s1,\$s2,\$	\$s3 \$s	1 = \$s2 >	> \$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 7
	♦ Same xample	e as si es: a	11, srl ssume	, sra that	, but a \$s2	a registe = 0xat	r is use cd12:	ed for sl 34, \$s	hift amo $3 = 16$	ount
•• L								a1 -	0xcd1	22400
vr ∟ s	11 \$s	1,\$s	2,8	\$s1	. = Ş	s2<<8	4	- 1G	UNCULI	23400
v ∟ s	ll \$s ra \$s	1,\$s 1,\$s	2,8 2,4	\$s1 \$s1	. = \$ . = \$	s2<<8	ş	s1 =	0xfab	cd123









Instruc	tion	Meaning		I-T	ype Forr	mat	
addi \$	s1, \$s2, 10	\$s1 = \$s2 + 10	op = 0x8	rs = \$s2	rt = \$s1	$imm^{16} = 10$	
addiu \$	s1, \$s2, 10	\$s1 = \$s2 + 10	op = 0x9	rs = \$s2	rt = \$s1	$imm^{16} = 10$	
andi \$9	\$1, \$\$2, 10	S1 = S2 & 10	op = 0xc	rs = \$S2	$\pi = S1$	$1000 \text{ mm}^{10} = 10$	
011 \$5 vori ¢4	s1, \$52, 10 s1 \$s2 10	$\frac{\varphi_{S1} = \varphi_{S2}}{\varphi_{S1} = \varphi_{S2} \wedge 10}$	op = 0xa	15 = 352 rs = \$s2	n = 351 rt = \$s1	1000000000000000000000000000000000000	
lui \$	s1, 432, 10	\$s1 = 10 < 16	op = 0xe	0	rt = \$s1	$imm^{16} = 10$	
$\diamond$ In case of overflow, result is not written to destination register							
	in case of	overflow, resul	t is not v	vritten to	o destina	ition register	
∣ ∻ add ∻	in case of iu: same	overflow, resul	it is not v Is addi	vritten to but <mark>ov</mark> e	o destina e <mark>rflow</mark> i	ition register is ignored	
ا ∻ add <b>∻</b> Imm	in case of liu: same nediate c	overflow, result e operation a constant for a	t is not v is addi addi an	vritten to but <mark>ove</mark> d addi	o destina e <mark>rflow</mark> i u is sig	ition register is ignored ined	















htrod ∻ To	uced b facilitate	by assembler	as if th guage pr	iey we ogramr	re rea	al instruction
Р	seudo-l	nstructions	Conv	ersion t	o Real	Instructions
move	\$s1,	\$s2	addu	Ss1,	\$s2,	\$zero
not	\$s1,	\$s2	nor	\$s1,	\$s2,	\$s2
1i	\$s1,	0xabcd	ori	\$s1,	\$zer	o, 0xabcd
1.2	d 1	0	lui	\$s1,	0xab	cd
11	ŞSI,	UxaDCd1234	ori	\$s1,	\$s1,	<b>0x1234</b>
sgt	\$s1,	\$s2, \$s3	slt	\$s1,	\$s3,	\$s2
<b>L</b> 1-	đ1	de label	slt	\$at,	\$s1,	\$s2
DIC	ŞSI,	\$sz, ladel	bne	\$at,	\$zer	o, label
.ssen ∻ \$at	nbler r = is call	eserves \$at = ed the assembl	= \$1 foi er tempo	sat, its ov prary re	şzer vn use gister	), label

Instru	iction	Meaning			Forr	nat		
j	label	jump to label	op <sup>6</sup> = 2			imm <sup>2</sup>	6	
beq	rs, rt, label	branch if (rs == rt)	op <sup>6</sup> = 4	rs <sup>5</sup>	rt <sup>5</sup>		imm	16
bne	rs, rt, label	branch if (rs != rt)	op <sup>6</sup> = 5	rs <sup>5</sup>	rt <sup>5</sup>		imm	16
blez	rs, label	branch if (rs<=0)	op <sup>6</sup> = 6	rs <sup>5</sup>	0	imm <sup>16</sup>		16
bgtz	rs, label	branch if (rs > 0)	op <sup>6</sup> = 7	rs <sup>5</sup>	0	imm <sup>16</sup>		16
bltz	rs, label	branch if (rs < 0)	op <sup>6</sup> = 1	rs <sup>5</sup>	0		imm	16
bgez	rs, label	branch if (rs>=0)	op <sup>6</sup> = 1	rs⁵	1	imm <sup>16</sup>		16
Instru	iction	Meaning			Forr	nat		
slt	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>op<sup>6</sup> = 0</td><td>rs<sup>5</sup></td><td>rt<sup>5</sup></td><td>rd<sup>5</sup></td><td>0</td><td>0x2a</td></rt?1:0)<>	op <sup>6</sup> = 0	rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>	0	0x2a
sltu	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>op<sup>6</sup> = 0</td><td>rs<sup>5</sup></td><td>rt⁵</td><td>rd<sup>5</sup></td><td>0</td><td>0x2b</td></rt?1:0)<>	op <sup>6</sup> = 0	rs <sup>5</sup>	rt⁵	rd <sup>5</sup>	0	0x2b
slti	rt, rs, imm <sup>16</sup>	rt=(rs <imm?1:0)< td=""><td>0xa</td><td>rs<sup>5</sup></td><td>rt<sup>5</sup></td><td></td><td>imm</td><td>16</td></imm?1:0)<>	0xa	rs <sup>5</sup>	rt <sup>5</sup>		imm	16
sltiu	rt, rs, imm <sup>16</sup>	rt=(rs <imm?1:0)< td=""><td>0xb</td><td>rs<sup>5</sup></td><td>rt<sup>5</sup></td><td></td><td>imm</td><td>16</td></imm?1:0)<>	0xb	rs <sup>5</sup>	rt <sup>5</sup>		imm	16























Instruction	Meaning		[-1	Type F	ormat
lb rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imm <sup>16</sup> ]	0x20	rs <sup>5</sup>	rt⁵	imm <sup>16</sup>
lh rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imm <sup>16</sup> ]	0x21	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
lw rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imm <sup>16</sup> ]	0x23	rs⁵	rt⁵	imm <sup>16</sup>
lbu rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imm <sup>16</sup> ]	0x24	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
lhu rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imm <sup>16</sup> ]	0x25	rs⁵	rt⁵	imm <sup>16</sup>
sb rt, imm <sup>16</sup> (rs)	MEM[rs+imm <sup>16</sup> ] = rt	0x28	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
sh rt, imm <sup>16</sup> (rs)	MEM[rs+imm <sup>16</sup> ] = rt	0x29	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
sw rt, imm <sup>16</sup> (rs)	MEM[rs+imm <sup>16</sup> ] = rt	0x2b	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
<ul> <li>Base or Di</li> <li>Memory</li> <li>Two variation</li> </ul>	<mark>splacement Addr</mark> Address = Rs ( <mark>base</mark> ) ons on base add	essinç + Imm ressin	g is us nediate ng	sed e <sup>16</sup> (dis	placement)
		_	-		





















