## COE 308 - Computer Architecture, Fall 2011

## Pipelined Processor Project Evaluation Form

	Student Name / ID	Grade	Remarks	Bonus/Penalty
Members				

	Section	Grade	Max	Remarks
	ALU Implementation		5	
d (40 pts)	Datapath and Control		10	
Components and Control (40 pts)	Correct implementation of all ALU instructions (R-type and I-type)		10	Instructions are tested separately
nents ar	Correct implementation of LW and SW instructions.		5	
Compo	Correct implementation of BEQ, BNE, and J instructions		5	
	Correct implementation of JAL and JR instructions		5	
pts)	Instructions are pipelined properly with their control signals		15	
Pipelining (35 pts)	Forwarding implemented properly		10	
Pipe	Stalling pipeline (load delay, branch)		10	
(25 pts)	Poster Quality		10	
Poster & Report (25	Report Quality		10	
Poster &	Demo, providing sufficient test cases		5	