•TRx bit in bit
addressable register TCON is responsible
for starting and stopping the counters
–TRx = 0
stops/disables the timers (e.g., CLR TR1)
–TRx = 1
starts/enables the timers (e.g., SETB TR0)
•System reset clears
TRx, so timers are disabled by default.