
port and

Question 1.

(9 points)

Analyze the following counters and indicate their count ranges in **binary**:




(25 Points)

Question 2.

Fill in the spaces

a. The figure shows connections to the D input of stage i in a multi-function register of D-type flip flops. Study the circuit and then fill in missing information in the table below only for supported register functions.


Mode Select I/Ps (S1 S0)	Register Function (where applicable)
10	Shift upward
00	No change in output
01	Shift downward
	Clearregister
11	Load external data input




b. For the clocked S-R latch using NAND gates shown, complete the waveform of the Q output for the given S, R, and clock (C) inputs.

Initially the Q output is at 0 logic. Ignore any propagation delays.

-	- <u>-</u>	-1		1	-	 -		-	-				-			-	-		-				<u> </u>	┢
-	S	-		é		 	-		-														<u>}</u>	-
-		-0		÷		 				-	-			-	-		<u>}</u>			-		·		
-		in the second	******	1		 				-						-	1						1-	h
Ť		-	~					-	•••••								ŕ				-			
-	R		-1	1		 					-												1	
	1			£					1					-		haul			-			<u>†</u>	1	1
		1		1		 			1					·			1			1		1-	t	
T		1		1			-		1		-	-		-				-	<u> </u>			-	t	1
1	С	1		1			-	-	<u> </u>	-				~~~	1				-	t	-	-	-	-
-1			1	j.							;			-		·			-	-		-	1	F
T				- Contraction of the Contraction		 											1			1		h	1	-
- T		1		*		 							-	-				*****		t		<u>†</u>	1	
-	Q		1	1			-		1	1			-					-	-		-		1-	1
-+	Î	I6		in the second		 -			-	Pece			· · · ·	h		-	-			-			1	٣



c. The flip flop shown is known as the JK flip flop. For J = 1 and K = 0, the next state of the flip flop Q(t+1) will be $Q(t+1) = _ (select from Q(t), \overline{Q(t)}, 0, 1).$



D7

D6

D5 Decoder

D4 D3

D2

D1 DO


Address


A2


A1

A0 -LSB

d. In the PROM circuit shown, X indicates a connection. At address A2A1A0 = 010, the ROM stores the data D3D2D1D0 = 1000.









D2 D1 f. In the PLA programmable logic device shown, give the algebraic expressions for the logic functions F1 and F2.

$$F1 = \frac{AB + \overline{ABC}}{AB + A\overline{C} + \overline{AB}}$$
$$= (\overline{A} + \overline{B}) \cdot (\overline{A} + \overline{C}) \cdot (\overline{A} + \overline{B})$$



g. In the 4-stage shift register shown, the serial output is fed back as the serial input. Initially the register contents (Q outputs) ABCD are 1000. It takes _______ (how many) clock pulses for a '1' to appear at the serial out. At this time, the contents ABCD = 0001.



h. A memory device has 16 K locations, each being 8-bit wide. This device has 14 (how many) address lines and <u>2</u> (how many) data lines.

Question 3.


Design a 4-bit up/down binary counter with two control inputs S_1S_0 . The counter operates according to the shown function table:

Page 5 of 11


(15 Points)

S_1S_0	Function
00	Stop Counting
01	Count up
10	Count down
11	Initialize the counter to 0

You may build the counter with **<u>only</u>** the following three components:



Draw a block diagram of your design and clearly label all inputs.




Page 6 of 11

Question 4.

Consider the sequential circuit shown and then answer the following questions:

a. Provide Boolean expressions for the D inputs of the flip flops and the external output Y.

$$D_{A} = AX + BX$$
$$D_{B} = AX + \overline{B}X$$
$$Y = AB$$




b. Is the circuit Mealy or Moore?

Moore

c. Use your answer in (a) above to complete the following two-dimensional table state table that gives the next state AB and the external output Y in terms of the present state AB and the external input X.

Present State	Next S	tate AB	Output Y					
AB	X = 0	X = 1	X = 0	X =1				
00	00	01	0	0				
01	00	1.0	0	0				
10	00		0	0				
11	00	1 1	1	1				

d. From the state table in c above, complete the state diagram shown below, indicating all state transitions and output values. States are given in the format **AB**.



e. What is the minimum number of clock pulses required to move the circuit from state AB = 11 to state AB = 10?

f. To satisfy the requirement in (e) above, the input X should have the sequence ______

X

Question 5.

(25 Points)

A synchronous sequential circuit has a single input x and two outputs $\mathbb{Z}_2 \mathbb{Z}_1$. The state transition table of this circuit is given below (same table in 2 different forms).

Present State y1 y0	X	Next State	Outputs $(\mathbf{Z}_2 \mathbf{Z}_1)$
0 0	0	0 0	11
0 0	1	0 1	10
0 1	0	1 0	01
0 1	1	1 1	00
1 0	0	0 1	10
1 0	1	1 1	10
1 1	0	0 1	00
1 1	1	1 1	00

Present State	Next	State	Outputs $(\mathbf{Z}_2 \mathbf{Z}_1)$					
y1 y0	$\mathbf{x} = 0$	x = 1	x = 0	x = 1				
0 0	0 0	0 1	1 1	1 0				
0 1	10	1 1	0 1	0 0				
1 1	0 1	1 1	0 0	00				
1 0	0 1	1 1	1 0	1 0				

- % a. Provide a minimized design for this circuit using gates and D Flip-Flops,
- 3 b. Draw the logic diagram of the circuit.
- 2 c. Classify each of the two outputs $(\mathbb{Z}_2 \mathbb{Z}_1)$ either as Moore type or Mealy type.
 - d. If this synchronous sequential circuit is implemented using a single ROM and a single register:
 - i. Define the size of the required ROM, and its total capacity in bits.
 - ii. What is the size of the register in bits?
 - iii. Define the ROM Truth Table.
 - iv. Draw the block diagram of this implementation (<u>CLEARLY LABEL each</u> element, its inputs and outputs and show how they are connected)

a)
$$4States \Rightarrow 2 FF_{S}$$

 $y_{1}y_{0} + xy_{1}$
 $z_{1} = \overline{y_{1}}x$
 $y_{1} = \overline{y_{1}}x$
 $z_{1} = \overline{y_{1}}x$
 $z_{2} = \overline{y_{1}}$
 $z_{1} = \overline{y_{1}}x$
 $z_{$

Present State y1 y0	x	Next State	Outputs $(\mathbf{Z}_2 \mathbf{Z}_1)$
0 0	0	0 0	11
0 0	1	0 1	10
0 1	0	1 0	01
0 1	1	1 1	0 0
1 0	0	0 1	10
1 0	1	1 1	10
1 1	0	0 1	00
1 1	1	1 1	00

2-bit

CIK

Reg

y,

40

Present State	Next	State	Outputs (Z ₂ Z ₁)						
y1 y0	$\mathbf{x} = 0$	x = 1	x = 0	x = 1					
0 0	0 0	0 1	1 1	1 0					
0 1	1 0	1 1	0 1	0 0					
1 1	0 1	1 1	0 0	0 0					
1 0	0 1	1 1	1 0	1 0					

- d. If the previous synchronous sequential circuit is implemented using a single ROM and a single register:
- 3 i. Define the size of the required ROM, and its total capacity in bits.
- What is the size of the register in bits? ii. 1
- 3 iii. Define the ROM Truth Table.
- Draw the block diagram of this implementation (CLEARLY LABEL each iv. 5 element, its inputs and outputs and show how they are connected)

(i) Address $I/P = Y_1, Y_0, and X \implies # of locations(words) = 2^2 = 8$ Size in bits of every location (word) = y', yo', Z2, Z1 = 4-bits Capacity $\widehat{(ROM)} = 2^3 \times 4 = 32 - bits$ (ii) Size of Reg = # of state variables = 2-bits (iii) ROM Table 0 1 C. 1 0 0 0 0 1 0 8.8 0 A 1 A 8 ß Ð A Ø 22 · Rom (iv)Z

Question 6.

(6 Points)

A sequential circuit has 2 inputs x and y and an output Z. The output equals "1" when it receives 4^{th} occurrence of equal inputs x = y (not necessarily consecutive). After receiving these occurrences, the circuit starts counting these occurrences over again. The circuit has an additional reset input R which resets the circuit into the initial state.

x = 0	0	1	0	1	1	0	1	0	0	0	1	1	0	0	1	1	1	0	
y = 1	1	1	1	0	0	0	1	1	0	0	0	1	1	0	0	0	1	1	
Z = 0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	

Draw the Mealy state diagram of the circuit

