








The following layouts of CMOS circuits:





1. Obtain the circuit schematic with transistors sizes (W/L) in microns (assume a $1\mu\text{m}$ technology)
2. What is the function of this circuit?









Here are some layouts to see ...








nMOS network graph

Common Euler path :
E - D - A - B - C



pMOS network graph

