

COE360 – Assignment # 9 (out of 20)
Dr. M. Elrabaa (052) (individual submission)


Use a $1\ \mu\text{m}$ technology with $V_{DD}=5\text{V}$, $C_{ox}=2\ \text{fF}/\mu\text{m}^2$, $\epsilon_{rox}=4$, $\epsilon_{rSi}=12$,
 $\epsilon_0=8.85\text{E-}14\ \text{F/cm}$, $\mu_n=600\ \text{cm}^2/\text{S}\cdot\text{V}$, $\mu_p=300\ \text{cm}^2/\text{S}\cdot\text{V}$, $I_{Dsat_{nmos}}=500\ \mu\text{A}/\mu\text{m}$,
 $I_{Dsat_{pmos}}=250\ \mu\text{A}/\mu\text{m}$, $V_{tn}=|V_{tp}|=0.8\ \text{V}$, and $q=1.6\text{E-}19\ \text{C}$.

No group submission will be accepted for this assignment!

Q1) Design a non-inverting (i.e. with even number of stages) CMOS buffer chain with an input capacitance of $35\ \text{fF}$ to drive a load of $3.5\ \text{pF}$ with minimum delay and equal noise margins and rise and fall delays.

Q2) The following layout is of a CMOS circuit:

1. Obtain the circuit schematic with transistors sizes (W/L) in microns (assume a $1\ \mu\text{m}$ technology)
2. What is the function of this circuit?
3. Draw a crosssection showing all the layers along the line X-X'



Q3) Obtain the symbolic layout of an AOI 122 CMOS gate then draw the layout in Magic. Make all NMOS and PMOS transistors equal in size. Use the following formula to obtain W_n (then set $W_p=2 W_n$): $W_n = \text{your student ID} \# \bmod 7$

i.e. Divide your student ID# by 7 then take the remainder as W_n . E.g. if your student ID is 281234 then take $281234/7 = 40176.28571 \rightarrow W_n = 0.28571 * 7 = 2 \mu\text{m}$. If you get a W_n below $1\mu\text{m}$, then just use $1\mu\text{m}$.

