

**COE 561, Term 081**  
**Digital System Design and Synthesis**  
**Project Selection**

<b>Project No.</b>	<b>Project Title</b>	<b>Members</b>
<b>1</b>	<b>Enhancing Design Robustness with Reliability-aware Resynthesis and Logic Simulation</b>	<b>ZAID ZURAIGAT TAMEEM AL-MANI</b>
<b>2</b>	<b>Reliability-Driven Don't Care Assignment for Multi-Level Logic Synthesis</b>	<b>Mohammed Asif Irfan Khan</b>
<b>3</b>	<b>Reliability-Driven State Assignment for Sequential Logic Synthesis</b>	<b>Abdulaziz Tabakh Ayed Al-Qahtani</b>
<b>3</b>	<b>Reliability-Driven State Assignment for Sequential Logic Synthesis</b>	<b>Ahmad AlRefai Wael Al Takrouri</b>
<b>4</b>	<b>Implementation of ITE DAG</b>	<b>Orwa Diraneyya Isah Lawal</b>
<b>5</b>	<b>Heuristic-Based Two-Level Logic Minimization Based on Covering</b>	<b>MAHER KAMAL AHMAD ALI</b>