## COE 405, Term 122

## **Design & Modeling of Digital Systems**

## Quiz#3

## Date: Monday, March 15, 2013

**Q.1.** The ASMD chart given below describes a state machine that counts 1's in a word and terminates activity as soon as possible. The machine remains in its reset state, *S\_idle*, until an external agent asserts *start*. This action asserts the output, *load\_temp*, which will cause *data* to be loaded into register *temp* when the state makes a transition to *S\_counting* at the next active edge of *clk*. The machine remains in *S\_counting* while *temp* contains a 1. Two actions occur concurrently at each subsequent clock: (1) *temp* is shifted towards its LSB and (2) *temp[0]* is added to *bit\_count*. When *temp* finally has a 1 in only the LSB, the machine's state moves to *S\_waiting*, where *done* is asserted. The state remains in *S\_waiting* until *start* is reasserted. Assume that when the synchrnous *reset* input is asserted the machine is reset to the state *S\_idle* and *bit\_count* and *temp* are initialized to 0.



(i) Write a Verilog model to model the data-path.

```
module OnesCount_DPU #(parameter word_size=4, counter_size=3)(
output [counter_size-1: 0] bit_count,
output temp_gt_1,
input [word_size-1:0] data,
input load_temp, shift_add, clear, clock, reset
);
reg [word_size-1:0] temp;
```

reg [counter\_size-1:0] counter;

assign bit\_count = counter;

assign temp\_gt\_1 = | temp[word\_size-1:1];

always @ (posedge clock)
if (load\_temp) temp <= data;
else if (shift\_add) temp <= temp >> 1;

```
always @ (posedge clock)
if (reset || clear) counter <= 0;
else if (shift_add) counter <= counter + temp[0];</pre>
```

endmodule

(ii) Write a Verilog model to model the control unit based on the ASMD chart i.e. not based on equations.

```
module OnesCount_CU (output reg load_temp,
shift_add, clear, done, busy,
input start, temp_gt_1, clock, reset);
```

parameter S\_idle = 2'b00, S\_counting = 2'b01, S\_waiting = 2'b10;

reg [1:0] state, next\_state;

```
always @(posedge clock)
if (reset) state <= S_idle;
else state <= next_state;</pre>
```

```
next_state = S_counting;
             end
             else next_state = S_idle;
   S_counting: begin
                 shift_add = 1; busy = 1;
                 if (temp_gt_1) next_state = S_counting;
                 else next state = S waiting;
             end
   S waiting: begin
                done = 1;
                if (start) begin
                         load_temp = 1; clear = 1;
                         next_state = S_counting;
                end
                else next_state = S_waiting;
               end
   default: begin
              next state = 2'bxx;
              load_temp='bx; shift_add='bx; clear='bx; done='bx; busy='bx;
           end
  endcase
 end
endmodule
```

(iii) Write a Verilog model to model the whole design.

```
module OnesCount #(parameter word_size=4, counter_size=3)(
output [counter_size-1: 0] bit_count,
output done, busy,
input [word_size-1:0] data,
input start, clock, reset
);
```

OnesCount\_CU M1 (load\_temp,shift\_add, clear, done, busy, start, temp\_gt\_1, clock, reset);

OnesCount\_DPU M2 (bit\_count, temp\_gt\_1, data, load\_temp, shift\_add, clear, clock, reset);

end module