Sequential Divider

Assume the Dividend (A) and the divisor (B) have N bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that processes a single subtraction at a time and then cycle the circuit N times. This circuit works on unsigned operands; for signed operands one can remember the signs, make operands positive, then correct sign of result.



Init: $P \leftarrow 0$, load A and B Repeat N times { shift P/A left one bit temp = P-B if (temp > 0) {P \leftarrow temp, A_{LSB} \leftarrow 1} else A_{LSB} \leftarrow 0 }

Done: Q in A, R in P

2

4

6.111 Fall 2012 Lecture 9 1 6.111 Fall 2012 Lecture 9

Verilog divider.v

611

Pipelining & Verilog

• Pipelining to increase throughput

• Latency & Throughput

• Verilog Math Functions

• Debugging Hints

Retiming



Math Functions in Coregen



6.111 Fall 2012

Lab #3 due tonight, LPSet 8 Thurs 10/11

Coregen Divider



Coregen Divider



Performance Metrics for Circuits

Circuit Latency (L): time between arrival of new input and generation of corresponding output.

For combinational circuits this is just t_{PD} .

Circuit Throughput (T): Rate at which new outputs appear.

Rate at which new outputs appear:

For combinational circuits this is just $1/t_{PD}$ or 1/L.

Coregen Divider Latency



Signed	Fractional	Clks/Div	Latency
False	False	1	M+2
False	False	>1	M+3
False	True	1	M+F+2
False	True	>1	M+F+3
True	False	1	M+4
True	False	>1	M+5
True	True	1	M+F+4
True	True	>1	M+F+5

Latency dependent on dividend width + fractioanl reminder width

Note: M=dividend width, F=fractional remainder width.

The divclk_sel parameter allows a range of choices of throughput versus area. With divclk_sel = 1, the core is fully pipelined, so it will have maximal throughput of one division per clock cycle, but will occupy the most area. The divclk_sel selections of 2, 4 and 8 reduce the throughput by those respective factors for smaller core sizes.

6.111 Fall 2012

Performance of Combinational Circuits



Retiming Combinational Circuits aka "Pipelining"







The results associated with a particular set of input data moves *diagonally* through the diagram, progressing through one pipeline stage each clock cycle.

Retiming: A very useful transform

Pipeline Conventions

DEFINITION:

a *K-Stage Pipeline* ("K-pipeline") is an acyclic circuit having exactly K registers on every path from an input to an output.

a COMBINATIONAL CIRCUIT is thus an O-stage pipeline.

CONVENTION:

Every pipeline stage, hence every K-Stage pipeline, has a register on its OUTPUT (not on its input).

ALWAYS:

The CLOCK common to all registers must have a period sufficient to cover propagation over combinational paths PLUS (input) register tph PLUS (output) register t_{SETUP}.

> The LATENCY of a K-pipeline is K times the period of the clock common to all registers.

> The THROUGHPUT of a K-pipeline is the frequency of the clock.

6.111 Fall 2012

Lecture 9

Ill-formed pipelines

Consider a BAD job of pipelining:



For what value of K is the following circuit a K-Pipeline? _____ none

Problem:

Successive inputs get mixed e.g., $B(A(X_{i+1}), Y_i)$. This happened because some paths from inputs to outputs have 2 registers, and some have only 1!

This CAN'T HAPPEN on a well-formed K pipeline!



13

Lecture 9

A pipelining methodology

Step 1: Add a register on each output.

Step 2:

Add another register on each output. Draw a cut-set contour that includes all the new registers and some part of the circuit. Retime by moving regs from all outputs to all inputs of cut-set.

Repeat until satisfied with T.

STRATEGY:

Focus your attention on placing pipelining registers around the slowest circuit elements (BOTTLENECKS).



Pipeline Example



	LATENCY	THROUGHPUT
0-pipe:	4	1/4
1-pipe:	4	1/4
2-pipe:	4	1/2
3-ріре:	6	1/2

OBSERVATIONS:

- 1-pipeline improves neither L or T.
- T improved by breaking long combinational paths, allowing faster clock.
- Too many stages cost L, don't improve T.
- Back-to-back registers are often required to keep pipeline wellformed.

15

Increasing Throughput: Pipelining



How about $t_{PD} = 1/2t_{PD,FA}$?



Timing Reports

	Sources for: Implementation	Source Clocks	clock_27	why give	ng 2.4X	K
	- Elab3_apra - Cl xc2v6000-4b/957	Data Paths pg/puck	.x_6 to v	qa_out_g	ceen<7>	65mhz = 27mhz*2 1
	A v tab4 (lab4-ball_mit2_alpha.v)	Cellrin->out	fanout	Delay	Delay	051112 - 271112 2.4
	- v db1 - debounce (lab4-ball_mit2_apha.v)					**********
	- v db2 - debounce (lab4-ball_mit2_alpha.v)	FDE:C->Q	10	0.548	1.171	pg/puck x 6 (pg/puck x 6)
	- db3 - debounce (lab4-ball_mit2_alpha.v)	1074:10->0	5	5.439	0.804	pg/puck/Madd_s1_index000011 (pg/puck/)
	- v xvga1 - xvga (lab4-ball mit2 alpha.v)	LUT3:12->0	1	0.439	0.000	pg/puck/Mcompar_al_cmp_gt0000_lutc9>
	+ v pg - pong game (lab4-ball mit2 alpha.v)	MUXCY15->0	1	0,298	0.000	pg/puck/Mcompar_x1_cmp_gt0000_cyc9> h
wathoric	Nabel unt dateit unt	MOXCTICI->0	1	0.053	0.000	pg/puck/Hoompar al cmp gt0000 cycl0>
ynnesis		MUNUIICI-PU	22	0.742		Itinia 7 251mg
enort	Stewart Dates Income	LUTe:IO->O	- 1	0.439	/V\L	intiple: 7.201ns pecked
cport	at sources [] vies [] vies [] Courses]	MUXF5:11->0	-	0,435		g/purk/s1
		1073111+>0		0,439	0.000	pd/puck/Hsub_k1_1ut
	Barrens on the label	MUNCY15-SO		W1278	1.1.1	bd/bace/usan_st_cActs (bd/bace/usan_s
	Processes for doe	MOXCTICI=>0	1	0,053	0000	pd/puck/Hsun_k1_cycl> tpd/puck/Hsun_k
	Add Existing Source	HORCHICS - HO		N	0.000	bd/heck/stem_st_chesk (bd/heck/stem_st
	Create New Source	MORE STEELED		*F	0.801	pd/pack/Hault salast sultation include
	- Yew Design Summary	1071+18+50	1	0.439	0.000	proverse mark press addeph0001 col201
	+ >> Design Utilities	METRONY + Republic	1	0.294	0.000	no /work (Madd entral addaub0001 ew/201
	+ 3 User Constraints	X08CY1C1->0	1	1.274	0.552	og/puck/Madd rpixel addsub0001 more21
	Synthesize - XST	LUT4:12->0	1	0.433	0.000	pd/puck/Mcompar spisel cmp 110000 lut
	New Synthesis Report	MIXCY:I->0	1	1.187	0,726	pd/puck/Mcompar spisel cmp 1t0002 cv4
	- 😥 View RTL Schematic	1074:11->0	7	0.439	0.956	pd/puck/rpisel<0>63 SNO (N74)
	View Technology Schematic	1074:13->0	44	0.439	1,404	pg/puck/rpisel<0>63 (ball_pisel<0>)
	-P) Check Syntax	1072:10->0	1	0.439	0.000	Hadd reg green lut<0> DHadd reg green
	Cenerate Post-Synthesis Simulation Model	MEXCY:S+>O	1	0.298	0,000	Madd reg green cyc0x (Madd reg green
	+ (1) (Implement Design	MEDKCY1CI->0	- 1	0.053	0.000	Madd_reg_green_cy <l> (Madd_reg_green_</l>
	Cenerate Programming File	M0XGA1C1->0	1	0.053	0.000	Madd_reg_green_cy<2> (Madd_reg_green_
	- D Continue Tarrel Device	MINCY:CI->0	1	0.053	0.000	Madd_reg_green_cy <d> (Madd_reg_green_</d>
		MEDKCY1CI->0	1	0.053	0.000	Madd_reg_green_cyc4> (Madd_reg_green_
	T , 10 ,	MUXCE:C1->0	.1	0.053	0,000	Nadd_reg_green_cy<5> [Nadd_reg_green_
	I otal Propagation	MOXCY1CI+>0	0	0.053	0,000	Hang ted diese ch(p) (Hang isd diese)
	1.1	XORCY:CI->0	1	1.274	0.957	Hadd_reg_green_kor<7> (reg_green<7>)
	delay' 34 8nc	1074:13-50	1	0.439	9,517	vga_out_green<7>1 [vga_out_green_7_OB

History of Computational Fabrics

- Discrete devices: relays, transistors (1940s-50s)
- Discrete logic gates (1950s-60s)
- Integrated circuits (1960s-70s)
 e.g. TTL packages: Data Book for 100's of different parts
- Gate Arrays (IBM 1970s)
 - Transistors are pre-placed on the chip & Place and Route software puts the chip together automatically – only program the interconnect (mask programming)
- Software Based Schemes (1970's- present)
 Run instructions on a general purpose core
- Programmable Logic (1980's to present)
 - □ A chip that be reprogrammed after it has been fabricated
 - □ Examples: PALs, EPROM, EEPROM, PLDs, FPGAs
 - Excellent support for mapping from Verilog
- ASIC Design (1980's to present)
 - □ Turn Verilog directly into layout using a library of standard cells
 - Effective for high-volume and efficient use of silicon area

Reconfigurable Logic



Programmable Array Logic (PAL)

- Based on the fact that any combinational logic can be realized as a sum-of-products
- PALs feature an array of AND-OR gates with programmable interconnect



LUT Mapping

- N-LUT direct implementation of a truth table: any function of n-inputs.
- N-LUT requires 2^N storage elements (latches)
- N-inputs select one latch location (like a memory)



Configurable

Logic Blocks (CLBs)

Ð

23

6.111 Fall 2012

Configuring the CLB as a RAM



Xilinx 4000 Interconnect



Programmable Switch Matrices (PSMs)

Lecture 9

Xilinx 4000 Interconnect Details









Courtesy of David B. Parlour, ISSCC 2004 Tutorial, "The Reality and Promise of Reconfigurable Computing in Digital Signal Processing"

6.111 Fall 2012

6.111 Fall 2012

The Virtex II CLB (Half Slice Shown)



Adder Implementation



Virtex-6



Design Flow - Mapping

- Technology Mapping: Schematic/HDL to Physical Logic units
- Compile functions into basic LUT-based groups (function of target architecture)



Virtex 6

Spartan 3E

667,000

240

6,200kbit

15kbit

22,752kbit

72kbit

1,344 (25x18)

4 (18x18)



How are FPGAs Used?

Logic Emulation





FPGA-based Emulator (courtesy of IKOS)

- Prototyping
 - □ Ensemble of gate arrays used to emulate a circuit to be manufactured
 - Get more/better/faster debugging done than with simulation
- Reconfigurable hardware
 One hardware block used to implement more than one function
- Special-purpose computation engines
 Hardware dedicated to solving one problem (or class of problems)
 - □ Accelerators attached to general-purpose computers (e.g., in a cell phone!)

Summary

- FPGA provide a flexible platform for implementing digital computing
- A rich set of macros and I/Os supported (multipliers, block RAMS, ROMS, high-speed I/O)
- A wide range of applications from prototyping (to validate a design before ASIC mapping) to high-performance spatial computing
- Interconnects are a major bottleneck (physical design and locality are important considerations)

Lab 4 Car Alarm Design Approach

- Read lab/specifications carefully, use reasonable interpretation
- Use modular design don't put everything into labkit.v
- Design the FSM!
 - Define the inputs
 - Define the outputs
 - Transition rules
- Logical modules:
 - fsm.v
 - timer.v
 - siren.v
 - fuel_pump.v
- Run simulation on each module!
- Use hex display: show state and time

Fuel pump

relav

• Use logic analyzer

(61	11	Fall	2

Cloaking

device

Lecture 9

Car Alarm – Inputs & Outputs



Figure 1: System diagram showing sensors (inputs) and actuators (outputs)

Car Alarm - CMOS Implementation

- Design Specs
 - Operating voltage 8-18VDC

37

- Operating temp: -40C +65C
- Attitude: sea level
- Shock/Vibration
- Notes

٠

- Protected against 24V power surges
- CMOS implementation
- CMOS inputs protected against 200V noise spikes
- On state DC current <10ma
- Include T_PASSENGER_DELAY and Fuel Pump Disable
- First car was stolen in Cambridge
- System disabled (cloaked) when being serviced.

Debugging Hints - Lab 4

• Implement a warp speed debug mode for the one_hz clock. This will allow for viewing signals on the logic analyzer or Modelsim without waiting for 27 million clock cycles. Avoids recomplilations.

```
assign debug_on = switch[6]; // switch[6] is not used
always @ (posedge clk) begin
    if (count == (debug_on ? 3 : 26_999_999)) count <= 0;
    else count <= count +1;
end
```

assign one_hz = (count == (debug_on ? 3 : 26_999_999)) ;

For Loops, Repeat Loops One Hz Ticks in Modelsim in Simulation To create a one hz tick, use the following in the Verilog test fixture: integer i; // index must be declared as integer M wave - default - - integer irepeat; always #5 clk=!clk; always begin // this will just wait 10ns, repeated 32x. /#_clock2_v/clk 0 #5 tick = 1; // simulation only! Can implement #10 in hardware! #10 tick = 0; irepeat =0; #15; repeat(32) begin end #10: irepeat = irepeat + 1;initial begin end // Initialize Inputs clk = 0; tick = 0; ... // this will wait #10ns before incrementing the for loop for (i=0; i<16; i=i+1) begin #10; // wait #10 before increment. // @(posedge clk); // add to index on posedge Now 1000000 ps Curror 1 0 ps 0 ps 2 ≤ 2 K 72849 ps to 218549 ps end Now: 1 us Delta: 2 6.111 Fall 2012 Lecture 9 41 6.111 Fall 2012 Lecture 9 42 Shift Register Edge Detection reg signal_delayed; 🖲 🗇 🗇 wave - default

always @(posedge clk) signal_delayed <= signal;

assign rising_edge = signal && !signal_delayed; assign falling_edge = !signal && signal_delayed;

Ele Edt View Add Format Icols W	indow		\$			i
□· ☞ ■ ○ ⊕ X № 6 ⊆	-	8 %	4			
4.404 100 pr (1 1 1	3+ 6	() () ()		1	<u>4</u>	
Messages						l
 rpuise_shift_birteset rpuise_shift_birteset rpuise_shift_birtgsal rpuise_shift_birtgsal rpuise_shift_birtset_edge rpuise_shift_birtset_edge 	6 0 0 540 540					

6,111 Fall 2012

43

always @(posedge clk) begin if (reset) byte_out <=0;

end

else byte_out <= {serial_in, byte_out[7:1]};

180 340 120 110 100 104 102 201 100