
Name: Id#

## COE 301/ICS 233, Term 171

## Computer Architecture & Assembly Language Quiz# 5

Date: Tuesday, Nov. 28, 2017

**Q1.** Consider the single-cycle datapath and control given below along with ALU design for the MIPS processor implementing a subset of the instruction set:



(i) Show the control signals generated for the execution of the following instructions by filling the table given below: (5 points)

Op	RegDst	RegWrite	ExtOp	ALUSrc	ALUOp	Beq	Bne	J	MemRead	MemWrite	MemtoReg
R-type											
slti											
sw											
beq											
j											

(ii) Excluding the ALUOp, Beq, Bne and J signals, show the design of the control unit for the control signals given in the table above based on the given instructions. Assume that the opcode of these instructions is a 6-bit opcode such that the opcode for R-type instructions is 0, the opcode for slti is 1, the opcode for sw is 2, and so on for the rest of the instructions. (5 points)

(iii) Show the design of the Next PC block. (4 points)

(iv) We wish to add the following instructions to the MIPS single-cycle datapath. Add any necessary datapath modifications and control signals needed for the implementation of these instructions. Show only the <u>modified</u> and <u>added</u> components to the datapath.

## a. sra (3 points)

	Instruction	Meaning	Format						
sra	rd, rt, imm <sup>5</sup>	rd= rt>>imm <sup>16</sup>	$Op^6 = 0$	0	rt <sup>5</sup>	rd <sup>5</sup>	Imm <sup>5</sup>	f <sup>6</sup> =3	

## **b.** jr (**3 points**)

Instruction		Meaning	Format							
jr rs		PC=rs	$op^6 = 0$	rs <sup>5</sup>	0	0	0	8		

- (v) Assume that the propagation delays for the major components used in the datapath are as follows:
  - Instruction and data memories: 120 ps
  - ALU and adders: 30 ps
  - Register file access (read or write): 14 ps
  - Main control: 8 psALU control: 7 ps

Ignore the delays in the multiplexers, PC access, extension logic, and wires. What is the cycle time for the single-cycle datapath given above? (3 points)