King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

### COE 301 COMPUTER ORGANIZATION ICS 233: COMPUTER ARCHITECTURE & ASSEMBLY LANGUAGE Term 151 (Fall 2015-2016) Major Exam 2 Saturday Nov. 21, 2015

#### Time: 120 minutes, Total Pages: 15

 Name:
 ID:
 Section:

Notes:

- Do not open the exam book until instructed
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

Question	Max Points	Score
Q1	16	
Q2	20	
Q3	20	
Q4	30	
Total	86	

Dr. Aiman El-Maleh Dr. Mayez Al-Muhammad

## (Q1)

(i) [6 points] A recursive procedure TH(N) returns 1+2TH(N-1) for N >1, 1 if N=1, and zero otherwise. This is called Tower of Hanoi. TH(N) is defined as follows:

```
int TH(int N) {
    if (N =< 0) return 0;
    else if (N=1) return 1;
    else return (1 + 2*TH(N-1));
}</pre>
```

Assume TH receives its argument N in register \$a0 and return its results in \$v0. The above procedure is called from some Main program, which <u>needs **not** to be</u> implemented here. Write a minimal MIPS program for the above procedure.

(ii) [10 points] Suppose we enter i integers q(1), q(2), ..., q(i). The objective is to compute the result p(i) = q(1) + ... + q(i) for each i, where p is an array of results. A better way to compute the results is p(i) = p(i-1)+q(i) for  $i \ge 1$  after setting p(0)=0. The above function is called prefix sum. For example, if we enter 4, 3, 5, 2, 3, 0 (termination) as follows:

Order of entries 1 2 3 4 5 6

Value of entries q: 4 3 5 2 3 0 then the results will be:

Value of results p: 4 7 12 14 17

Assume the following strings in the data segments:

prompt-1: .asciiz "Please enter at most 100 singed integers terminating with 0: n"

prompt-2: .asciiz "Prefix sum of the entered integers: \n"

Use \$s0 to store the address of array of words p as a base address and \$s1 to store the number of entered integers by the user.

Write a MIPS program with minimal instructions that carries out the following steps:

- 1. Print "prompt-1",
- 2. Reads at most 100 signed integers q(i) terminated with a zero,
- 3. Compute the results p(i) and store them in memory,
- 4. Print "prompt-2", and
- 5. Print all the results p(i).

Page 4 of 15

## (Q2)

(i) [10 points] You are required to design a circuit that can be used to perform signed multiplication of two 32-bit operands A and B. Show the block diagram of all used components and their sizes. Explain how the circuit will be used to perform signed multiplication by showing a flow chart or pseudo code.

(ii) [4 points] Given that Multiplicand=1001 and Multiplier=1011, using the signed multiplication hardware, show the signed multiplication of Multiplicand by Multiplier. The result of the multiplication should be an 8 bit signed number in HI and LO registers. Show the steps of your work.

Ite	eration	Multiplicand	Sign	Product = HI,LO
0	Initialize			
1				
2				
3				
4				

(iii) [6 points] Given that Dividend=1001 and Divisor=0011 represent two 4-bit signed numbers in 2's complement representation, using the unsigned division hardware, show the signed division of Dividend by Divisor. The result of division should be stored in the Remainder and Quotient registers. Show the steps of your work.

Ite	eration	Remainder	Quotient (LO)	Divisor	Difference
		( <b>HI</b> )	(LO)		
0	Initialize				
1					
2					
3					
4					

## (Q3)

- 1. [2 Points] What is the decimal value of following single precision float:
- 2. [2 Points] What is the decimal value of following single precision float:
- 3. [3 Points] Find the normalized single precision float representation of +59.25.

4. **[4 Points]** Round the given single precision float with the given GRS bits using the following rounding modes showing the resulting normalized number:

L		1 1111	1111	1111	GRS 100	x	<b>2</b> <sup>23</sup>	
Zero:		[						]
+infinity:	:	[						]
-infinity:		[						]
Nearest E	Even:	[						]

- 5. **[5 Points]** Find the normalized difference between A and B by using rounding to nearest even. Perform the operation using **guard**, **round** and **sticky** bits:

6. **[4 Points]** Find the normalized result of the operation A+B+C, by performing A+B first followed by adding C, using rounding to nearest even. Perform the operation using **guard**, **round** and **sticky** bits:

A = + 1.011	1110	0100	0000	0000	0000	000	x	<b>2</b> <sup>32</sup>
B=+1.111	1000	0000	0000	0000	0000	000	х	2 <sup>4</sup>
C = -1.011	1110	0100	0000	0000	0000	000	х	2 <sup>32</sup>


Is the obtained result intuitive? Justify your answer.

#### (Q4)

- (i) [3 Points] The components of a Single Cycle Datapath have the following delays:
  - 1. 150 ps for fetching the instruction from the Instruction Memory,
  - 2. 100 ps for reading or writing the register file (in parallel with instruction decoding),
  - 3. 50 ps for any ALU operation,
  - 4. 200 ps for loading or storing using the data memory.

The datapath setup time is 30 ps, the hold time is 45 ps, and the clock skew time is 20 ps. Ignore the delay through the multiplexers and other logic. What is the shortest clock period for correct operation of MIPS assembly instructions. Evaluate the highest possible clock rate.

### (ii) Consider the following MIPS datapath:




1. **[8 Points]** List the values of the datapath control signals in the following Table for each instruction.

Туре	Instr.	<b>OPCODE</b> X <sub>5</sub> X <sub>4</sub> X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub>	RegDst	RegWrite	Ext	ALUSrc	ALUCtrl	MemRead	MemWrite	MemtoReg
R	Sub	000001								
	Or	000010								
Ι	Addi	000100								
	Andi	000111								
	Lw	001000								
	Sw	001001								
	Beq	001100								
J	J	001110								

2. **[4 Points]** Design the control unit to generate the above control signals (except ALUCtrl) using the simplest logic.


(iii) [5 Points] We would like to add a new instruction to the MIPS instruction set: Addm rd, rt, rs that performs (rd) ← DM[(rs)]+(rt). Draw the additional changes on the MIPS datapath shown below to enable the execution of Addm instruction and give the values of all the control signals in the modified datapath by filling the given table.



RegDst	RegWrite	Ext	ALUSrc	ALUCtrl	MemRead	MemWrite	MemtoReg		


- (iv) [5 Points] Assume we want to add instructions to MIPS such as: Addp rd, rt, rs that performs (rd) ← (rs)+(rt) if \$R23=1, else register rd remains unchanged. This is called a predicated instruction that executes only if a predicate is true (register \$R23=1). We assume that:
  - 1. Control signals generated by the control unit for Addp are identical to those generated for Add rd, rt, rs instruction.
  - 2. The Control unit generates a signal S=1 only for predicated instructions.
  - 3. The content of register \$R23 is always output by the Registers (see the below drawing).


Draw the additional changes on the MIPS datapath to enable correct execution of Addp instruction and give the values of all the control signals in the modified datapath by filling the given table.



RegDst	RegWrite	Ext	ALUSrc	ALUCtrl	MemRead	MemWrite	MemtoReg		

(v) [5 Points] Assume that we want to add the instruction JAL to the MIPS datapath. Make all the necessary modifications to the MIPS Datapath for implementing the JAL instruction including the NextPC block. The NextPC block implementation is given below.





# **Syscall Services:**

Service	\$v0	Arguments / Result
Print Integer	1	\$a0 = integer value to print
Print Float	2	<pre>\$f12 = float value to print</pre>
Print Double	3	<pre>\$f12 = double value to print</pre>
Print String	4	\$a0 = address of null-terminated string
Read Integer	5	Return integer value in \$v0
Read Float	6	Return float value in \$f0
Read Double	7	Return double value in \$f0
Read String	8	<pre>\$a0 = address of input buffer \$a1 = maximum number of characters to read</pre>
Print Char	11	\$a0 = character to print
Read Char	12	Return character read in \$v0

## **MIPS Instructions:**

Inet	ruction	Meaning				R-T	ype F	orma	t.		
add		\$s1 = \$s2 + \$s3	on -	0 re	– ¢c					f – 0x20	
		\$s1 = \$s2 + \$s3	-			_			sa = 0		
sub		\$s1 = \$s2 - \$s3				_			sa = 0		
		\$s1 = \$s2 - \$s3	op =			_			sa = 0		
					-						
	ruction	Meaning		0	<b>^</b>		ype F			6 0.04	
		\$s1 = \$s2 & \$s3	· ·						_	f = 0x24	
		s1 = s2   s3							_	f = 0x25 f = 0x26	
		\$s1 = \$s2 ^ \$s3 \$s1 = ~(\$s2 \$s3)	· ·	_		_	_		$1 \operatorname{sa} = 0$ 1 sa = 0		
			op -	- 0  15	– JS	_				1 – UXZ7	
	ruction	Meaning					ype F				
sll	\$s1,\$s2,10	\$s1 = \$s2 << 10	op :		= 0	_			sa = 10		
srl	\$s1,\$s2,10	\$s1 = \$s2>>>10	op :		= 0	_	_		l sa = 10	-	
sra	\$s1, \$s2, 10	\$s1 = \$s2 >> 10	· ·	= 0 rs		_			sa = 10		
sllv	\$s1,\$s2,\$s3	\$s1 = \$s2 << \$s3 \$s1 = \$s2>>\$s3	<u> </u>			_			sa = 0   sa = 0	f = 4 f = 6	
srlv srav	\$s1,\$s2,\$s3 \$s1,\$s2,\$s3	\$s1 = \$s2 >> \$s3	<u> </u>			_				f = 7	
	ruction	Meaning					ype F				
addi	\$s1, \$s2, 10			= 0x8			rt = \$		imm <sup>16</sup>		
	u \$s1, \$s2, 10			p = 0x9 rs = \$s2 rt p = 0xc rs = \$s2 rt		rt = \$			imm <sup>16</sup> = 10 imm <sup>16</sup> = 10		
andi ori	\$s1, \$s2, 10 \$s1, \$s2, 10			op = 0xc   rs = \$s2 op = 0xd   rs = \$s2						$imm^{10} = 10$ $imm^{16} = 10$	
xori	\$s1, \$s2, 10 \$s1, \$s2, 10				0xu rs = \$s2				$imm^{16} = 10$		
lui	\$s1, 032, 10	\$s1 = 10 << 16		= 0xf	-	0	rt = \$s1		imm <sup>16</sup>		
	ruction	Meaning					For	mat			
									-26		
j	label	jump to label		op6 =				imm			
beq	rs, rt, label	branch if (rs ==	-	-			rt⁵		imm <sup>16</sup>		
bne	rs, rt, label	branch if (rs !=	rt)	op <sup>6</sup> =	5	rs⁵	rt⁵		imm <sup>10</sup>	5	
blez	rs, label	branch if (rs<=0	))	op6 =	6	rs⁵	0		imm <sup>10</sup>	5	
bgtz	rs, label	branch if (rs > 0	))	op6 =	: 7	rs <sup>5</sup>	0		imm <sup>10</sup>	6	
bltz	rs, label	branch if (rs < 0	))	op6 =	:1	rs <sup>5</sup>	0		imm <sup>16</sup>	5	
bgez	z rs, label	branch if (rs>=0	))	op <sup>6</sup> =	: 1	rs <sup>5</sup>	1		imm <sup>10</sup>	5	
Inst	ruction	Meaning	g Format								
slt	rd, rs, rt	rd=(rs <rt?1:0< td=""><td>))</td><td>op<sup>6</sup> =</td><td>0</td><td>rs<sup>5</sup></td><td>rt<sup>5</sup></td><td>rd<sup>5</sup></td><td>0</td><td>0x2a</td></rt?1:0<>	))	op <sup>6</sup> =	0	rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>	0	0x2a	
sltu	rd, rs, rt	rd=(rs <rt?1:0< td=""><td>·</td><td>op =</td><td></td><td>rs<sup>5</sup></td><td>rt<sup>5</sup></td><td>rd<sup>5</sup></td><td></td><td>0x2b</td></rt?1:0<>	·	op =		rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>		0x2b	
siti	rt, rs, imm <sup>16</sup>	× .	1				rt <sup>5</sup>				
sltiu	rt, rs, imm <sup>16</sup>	ំ rt=(rs <imm?1< td=""><td>.0)</td><td>Oxt</td><td>,  </td><td>rs<sup>5</sup></td><td>rt⁵</td><td></td><td>imm<sup>1</sup></td><td>~</td></imm?1<>	.0)	Oxt	,	rs <sup>5</sup>	rt⁵		imm <sup>1</sup>	~	

Instruction	Meaning			I-Typ	e Forr	nat		
lb rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imn	n <sup>16</sup> ] 0x2	0 rs	<sup>5</sup> r	5	imn	1 <sup>16</sup>	
Ih rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imn	n <sup>16</sup> ] 0x2	1 rs	<sup>5</sup> rt	5	imm <sup>16</sup>		
lw rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imn	n <sup>16</sup> ] 0x2	3 rs	<sup>5</sup> rt	5	imn	1 <sup>16</sup>	
Ibu rt, imm16(rs)	rt = MEM[rs+imn	n <sup>16</sup> ] 0x2	4 rs	<sup>5</sup> rt	5	imn	1 <sup>16</sup>	
lhu rt, imm16(rs)	rt = MEM[rs+imn	n <sup>16</sup> ] 0x2	5 rs	<sup>5</sup> rt	5	imn	1 <sup>16</sup>	
sb rt, imm16(rs)	MEM[rs+imm <sup>16</sup> ]	= rt   0x2	8 rs	<sup>5</sup> rt	5	imn	1 <sup>16</sup>	
sh rt, imm16(rs)	MEM[rs+imm <sup>16</sup> ]	= rt   0x2	9 rs	<sup>5</sup> rt	5	imn	1 <sup>16</sup>	
sw rt, imm16(rs)	MEM[rs+imm <sup>16</sup> ]	= rt   0x2	b rs	<sup>5</sup> rt	5	imn	1 <sup>16</sup>	
Instruction	Meaning			For	mat			
jal label S	\$31=PC+4, jump	op <sup>6</sup> = 3			_imm <sup>2</sup>	26		
jr Rs	PC = Rs	op <sup>6</sup> = 0	rs <sup>5</sup>	0	0	0	8	
jalr Rd, Rs R	d=PC+4, PC=Rs	op <sup>6</sup> = 0	rs <sup>5</sup>	0	rd <sup>5</sup>	0	9	
Instruction	Meaning			For	mat			
mult Rs, Rt	Hi, Lo = <u>Rs</u> × <u>Rt</u>	op <sup>6</sup> = 0	Rs⁵	Rt⁵	0	0	0x18	
multu Rs, Rt	Hi, Lo = <u>Rs</u> × <u>Rt</u>	op <sup>6</sup> = 0	Rs⁵	Rt⁵	0	0	0x19	
mul Rd, Rs, Rt	Rd = <u>Rs</u> × <u>Rt</u>	0x1c	Rs⁵	Rt⁵	Rd⁵	0	0x02	
div <u>Rs, Rt</u>	Hi, Lo = Rs / Rt	op <sup>6</sup> = 0	Rs⁵	Rt⁵	0	0	0x1a	
divu Rs, Rt	Hi, Lo = Rs / Rt	op <sup>6</sup> = 0	Rs⁵	Rt⁵	0	0	0x1b	
mfhi Rd	Rd = Hi	op <sup>6</sup> = 0	0	0	Rd⁵	0	0x10	
mflo Rd	Rd = Lo	op <sup>6</sup> = 0	0	0	Rd⁵	0	0x12	