King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

COE 301 COMPUTER ORGANIZATION ICS 233: COMPUTER ARCHITECTURE & ASSEMBLY LANGUAGE

Term 161 (Fall 2016-2017) Major Exam 1 Saturday Oct. 22, 2016

Time: 90 minutes, Total Pages:

Name:_	_KEY	ID:	Section:
Notes:	D		
•		m book until instructed	

• Any assumptions made must be clearly stated

All steps must be shown

Question	Max Points	Score
Q1	22	
Q2	14	
Total	36	

Dr. Aiman El-Maleh Dr. Marwan Abu-Amara

- **(Q1)** Fill in the blank in each of the following questions:
 - (1) Assuming 12-bit signed 2's complement representation, the binary number 1100 0000 0011 is equal to the decimal number -1021.
 - (2) Assuming 16-bit signed 2's complement representation, the hexadecimal number FF00 is equal to the decimal number <u>-256</u>.
 - (3) There is a one-to-one correspondence between assembly language and <u>machine</u> language.
 - (4) One main advantage of programming in <u>high-level</u> language is that programs are portable.
 - (5) Accessing data from random access memory is slower than accessing it from <u>cache</u> memory but faster than accessing it from <u>hard disk</u> memory.
 - (6) Dynamic RAM is slower than static RAM but is denser and cheaper.
 - (7) Assuming variable Array is defined as shown below:

Array: .word 10, 11, 12, 13, 14

The content of register \$t0 (in hexadecimal) after executing the following sequence of instructions is 0x0000000B.

la \$t0, Array lw \$t0, 4(\$t0)

- (8) Given a magnetic disk with the following properties:
 - Rotation speed = 7200 RPM (rotations per minute)
 - Average seek = 8 ms, Sector = 512 bytes, Track = 200 sectors

The average rotational latency is 4.17 ms.

(9) The pseudo instruction *ble* \$s2, 10, Next is implemented by the following minimum MIPS instructions:

addi \$at, \$s2, -1 slti \$at, \$at, 10 bne \$at,\$0, Next OR ori \$at, \$0, 10

slt \$at, \$at, \$s2 beq \$at, \$0, Next

(10) The pseudo instruction *ror* \$s0, \$s0, 4 (\$s0 is rotated to the right by 4 bits and stored in \$s0) is implemented by the following minimum MIPS instructions:

sll \$at, \$s0, 28 srl \$s0, \$s0, 4 or \$s0, \$s0, \$at

- (11) Assuming that \$a0 contains an Alphabetic character, the instruction *xori* \$a0, \$a0, 0x20 will convert the character in \$a0 from upper case to lower case and from lower case to upper case. Note that the ASCII code of character 'A' is 0x41 while that of character 'a' is 0x61.
- (12) Assume that the instruction beq \$t0, \$t1, NEXT is at address 0x00400030 in the text segment, and the label NEXT is at address 0x00400014. Then, the value stored in the assembled instruction for the label NEXT is (0x00400014-0x00400034)/4=0xFFF8.

(13) Assuming that variable Array is defined as shown below:

After executing the following sequence of instructions, the content of the three registers (in hexadecimal) is \$t1=0x04FDFE01, \$t2=0xFFFFFFE, and \$t3=0x000004FD.

la \$t0, Array

lw \$t1, 0(\$t0)

lb \$t2, 1(\$t0)

lh \$t3, 2(\$t0)

(14) Assuming the following data segment, and assuming that the first variable X is given the address 0x10010000, then the addresses for variables Y and Z will be 0x100100004 and 0x10010000C.

.data

X: .byte 1, 2, 3

Y: .half 3, 4, 5

Z: .word 6, 7, 8

- (Q2) Write <u>separate</u> MIPS assembly code fragments with <u>minimum</u> instructions to implement each of the given requirements. You can use pseudo instructions in your solution.
 - (i) [5 points] Write a MIPS code fragment that computes the number of $0 \rightarrow 1$ and $1 \rightarrow 0$ transitions in the content of register \$s0 and stores the result in register \$s1. The content of register \$s0 should be preserved. For example, if \$s0=0x75 (=01110101 in binary), then \$s1=5.

```
#initialize transition counter to 0
li $s1, 0
move $t0, $s0
                        # preserve $s0
Loop:
andi $t1, $t0, 3
                       # check least significant 2 bits
beq $t1, 1, Next
                       # 1→0 transition from LSB
bne $t1, 2, Skip
                        # 0\rightarrow1 transition from LSB
Next:
addi $s1, $s1, 1
                        # increment transition counter
Skip:
srl $t0, $t0, 1
                       # examine next 2-bit pair
bne $t0, $0, Loop
```

(ii) [4 points] Write a MIPS code fragment that computes the equation \$s0 = \$s0*105 without the use of multiplication instructions with the minimum number of instructions, HINT: 105=15*7.

```
sll $t0, $s0, 3
sub $t1, $t0, $s0
sll $t2, $t1, 4
sub $s0, $t2, $t1
```

(iii) [5 points] Given an array of words A with its base address stored in registers \$s0, array size n stored in \$s1, write the smallest MIPS assembly fragment for the following computation:

```
Count=0;
  for (i=0; i<n-1; i++)
   if ( A[i]==A[i+1]) then Count++;
addi $s1, $s1, -1
                         #s1=n-1
li $s2, 0
                         #Count=0
Loop:
lw $t0, 0($s0)
lw $t1, 4($s0)
bne $t0, $t1, Skip
                         # if ( A[i]==A[i+1])
addi $s2, $s2, 1
                         # Count++
Skip:
addi $s0, $s0, 4
addi $s1, $s1, -1
bne $s1, $0, Loop
```

MIPS Instructions:

Instruction Meaning			R-Type Format					
add	\$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x20
addu	\$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x21
sub	\$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x22
subu	\$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x23

Ins	truction	Meaning	R-Type Format					
and	\$s1, \$s2, \$s3	\$s1 = \$s2 & \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x24
or	\$s1, \$s2, \$s3	\$s1 = \$s2 \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x25
XOL	\$s1, \$s2, \$s3	\$s1 = \$s2 ^ \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x26
nor	\$s1, \$s2, \$s3	\$s1 = ~(\$s2 \$s3)	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x27

Instruction Meaning			R-Type Format						
sll	\$s1,\$s2,10	\$s1 = \$s2 << 10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 0	
srl	\$s1,\$s2,10	\$s1 = \$s2>>>10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 2	
sra	\$s1, \$s2, 10	\$s1 = \$s2 >> 10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 3	
sllv	\$s1,\$s2,\$s3	\$s1 = \$s2 << \$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 4	
srlv	\$s1,\$s2,\$s3	\$s1 = \$s2>>>\$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 6	
srav	\$s1,\$s2,\$s3	\$s1 = \$s2 >> \$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 7	

Instru	uction	Meaning	I-Type Format				
addi	\$s1, \$s2, 10	\$s1 = \$s2 + 10	op = 0x8	rs = \$s2	rt = \$s1	imm ¹⁶ = 10	
addiu	\$s1, \$s2, 10	\$s1 = \$s2 + 10	op = 0x9	rs = \$s2	rt = \$s1	imm ¹⁶ = 10	
andi	\$s1, \$s2, 10	\$s1 = \$s2 & 10	op = 0xc	rs = \$s2	rt = \$s1	imm ¹⁶ = 10	
ori	\$s1, \$s2, 10	\$s1 = \$s2 10	op = 0xd	rs = \$s2	rt = \$s1	imm ¹⁶ = 10	
xori	\$s1, \$s2, 10	\$s1 = \$s2 ^ 10	op = 0xe	rs = \$s2	rt = \$s1	imm ¹⁶ = 10	
lui	\$s1, 10	\$s1 = 10 << 16	op = 0xf	0	rt = \$s1	imm ¹⁶ = 10	

Instruction		Meaning	Format			
j	label	jump to label	op6 = 2	imm ²⁶		
beq	rs, rt, label	branch if (rs == rt)	op6 = 4	rs ⁵	rt ⁵	imm ¹⁶
bne	rs, rt, label	branch if (rs != rt)	op6 = 5	rs ⁵	rt ⁵	imm ¹⁶
blez	rs, label	branch if (rs<=0)	op6 = 6	rs ⁵	0	imm ¹⁶
bgtz	rs, label	branch if (rs > 0)	op6 = 7	rs ⁵	0	imm ¹⁶
bltz	rs, label	branch if (rs < 0)	op6 = 1	rs ⁵	0	imm ¹⁶
bgez	rs, label	branch if (rs>=0)	op6 = 1	rs ⁵	1	imm ¹⁶

Page 8 of 8

Instruction		Meaning	Format					
slt	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>op6 = 0</td><td>rs⁵</td><td>rt⁵</td><td>rd⁵</td><td>0</td><td>0x2a</td></rt?1:0)<>	op6 = 0	rs ⁵	rt ⁵	rd ⁵	0	0x2a
sltu	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>op6 = 0</td><td>rs⁵</td><td>rt⁵</td><td>rd⁵</td><td>0</td><td>0x2b</td></rt?1:0)<>	op6 = 0	rs ⁵	rt ⁵	rd ⁵	0	0x2b
slti	rt, rs, imm ¹⁶	rt=(rs <imm?1:0)< td=""><td>0xa</td><td>rs⁵</td><td>rt⁵</td><td></td><td>imm</td><td>16</td></imm?1:0)<>	0xa	rs ⁵	rt ⁵		imm	16
sltiu	rt, rs, imm ¹⁶	rt=(rs <imm?1:0)< td=""><td>0xb</td><td>rs⁵</td><td>rt⁵</td><td></td><td>imm</td><td>16</td></imm?1:0)<>	0xb	rs ⁵	rt ⁵		imm	16

Ins	truction	Meaning	I-Type Format			
lb	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x20	rs ⁵	rt ⁵	imm ¹⁶
lh	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x21	rs ⁵	rt ⁵	imm ¹⁶
lw	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x23	rs ⁵	rt ⁵	imm ¹⁶
lbu	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x24	rs ⁵	rt ⁵	imm ¹⁶
lhu	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x25	rs ⁵	rt ⁵	imm ¹⁶
sb	rt, imm ¹⁶ (rs)	MEM[rs+imm ¹⁶] = rt	0x28	rs ⁵	rt ⁵	imm ¹⁶
sh	rt, imm ¹⁶ (rs)	MEM[rs+imm ¹⁶] = rt	0x29	rs ⁵	rt ⁵	imm ¹⁶
sw	rt, imm ¹⁶ (rs)	MEM[rs+imm ¹⁶] = rt	0x2b	rs ⁵	rt ⁵	imm ¹⁶