## King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

## COE 301 COMPUTER ORGANIZATION ICS 233: COMPUTER ARCHITECTURE & ASSEMBLY LANGUAGE

Term 151 (Fall 2015-2016) Major Exam 1 Saturday Oct. 10, 2015

Time: 120 minutes, Total Pages: 9

Name:_	ID:	Section:	
Notes:			
•	Do not open the exam book until instructed		
•	Answer all questions		
•	All steps must be shown		

• Any assumptions made must be clearly stated

Question	Max Points	Score
Q1	35	
Q2	25	
Total	60	

Dr. Aiman El-Maleh Dr. Mayez Al-Muhammad

	n the blank in each of the following questions:
(1)	Assuming 12-bit unsigned representation, the binary number 1111 0000 1111 is equal to the decimal number
	Assuming 12-bit signed 2's complement representation, the hexadecimal number FC0 is equal to the decimal number
(2)	Accessibility to hardware resources is an advantage of programming in language.
(3)	Code portability is an advantage of programming inlanguage.
(4)	With a 36-bit address bus and 64-bit data bus, the maximum memory size (assuming byte addressable memory) that can be accessed by a processor is and the maximum number of bytes that can be read or written in a single cycle is
(5)	The bandwidth mismatch between the speed of processor and the speed of main-memory is alleviated by using
(6)	The advantage of dynamic RAM over static RAM is that it is and but the disadvantage is
<b>(7)</b>	The instruction set architecture of a processor consists of

(9) Given a	magnetic disk with the following properties:
	<ul> <li>Time of one rotation is 8 ms</li> <li>Average seek = 8 ms, Sector = 512 bytes, Track = 200 sectors</li> </ul>
	The average time to access a block of 20 consecutive sectors is ms.
	pseudo instruction <i>neg</i> \$s2, \$s1 (\$s2 is computed as the negative value of mplemented by the following minimum MIPS instructions:
	pseudo instruction <i>ble \$s2, \$s1, Next</i> is implemented by the following <u>m</u> MIPS instructions:
	pseudo instruction <i>rol \$s0, \$s0, 8</i> (\$s0 is rotated to the left by 8 bits and a \$s0) is implemented by the following minimum MIPS instructions:
	uming that \$a0 contains an Alphabetic character, the instruction will guarantee that the character in \$a0 is an upper case er. Note that the ASCII code of character 'A' is 0x41 while that of character 61.
text seg	ume that the instruction <i>bne</i> \$t0, \$t1, NEXT is at address 0x00400020 in the ment, and the label NEXT is at address 0x00400010. Then, the address the assembled instruction for the label NEXT is

( <b>15</b> ) Assu	ming that variable Array is defined as shown below:
	Array: .byte 1, 2, -3, 4
	After executing the following sequence of instructions, the content of the three registers is $t1=$ , $t2=$ , and $t3=$
	la \$t0, Array
	lb \$t1, 2(\$t0) lh \$t2, 2(\$t0)
	lw \$t3, 0(\$t0)
given th	aming the following data segment, and assuming that the first variable X is e address <b>0x10010000</b> , then the addresses for variables Y and Z will be and
.data	
X:	.byte 1
Y:	.half 2, 3
Z:	.word 4
	cations and division instructions, we use the following MIPS instructions:
	condition for which the data stored in \$t0 must satisfy in order for the g MIPS fragment to branch to L1 is:
	ori \$t1, \$0, 0x111
	and \$t0, \$t0, \$t1
	beq \$t0, \$t1, L1
( <b>19</b> ) The	content of register \$t0 after executing the following code is:
	li \$s1, 0x4321
<b>3.</b> T	xor \$t0, \$t0, \$t0
Next	: andi \$t1, \$s1, 0xf
	and \$t1, \$\$1, 0x1 add \$t0, \$t0, \$t1
	srl \$s1, \$s1, 4
	bne \$s1, \$0, Next

- **(Q2)** Write separate MIPS assembly code fragments with <u>minimum</u> instructions to implement each of the given requirements.
  - (i) [6 points] Given two arrays of words A and B with their base addresses stored in registers \$s0 and \$s1, array size N is stored in \$s2, and index i is stored \$s3, write the smallest MIPS assembly fragment for the following computation:

for (i=0; i< n; i++) if ((A[i]-B[i])\*5>=0) then A[i]=(A[i]-B[i])\*5;

(ii) [6 points] Given the following MIPS assembly fragment:

bne \$s1, \$s2, exit bge \$s2, \$s3, exit addi \$s4, \$s4, 5

Exit:

Assume that variables a, b, c, and d are stored in registers \$s1, \$s2, \$s3, and \$s4, respectively.

Fill in the Boolean expression in the following IF statement: If ( \_\_\_\_\_\_\_) then d=d+5;

Repeat the above question for the following MIPS assembly fragment:

beq \$s1, \$s2, process bgt \$s2, \$s3, exit ble \$s3, \$s4, exit add \$s4, \$s4, \$s1

process: Exit:

Fill in the Boolean expression in the following IF statement:

If  $(\underline{\phantom{a}})$  then d=d+a;

(iii) [3 points] Write a MIPS assembly fragment for the following IF statement:

if ( [(a == b) 
$$\parallel$$
 ( c== d) ] && (a < c) ) then b = d;

Assume that variables a, b, c, and d are stored into registers \$s0, \$s1, \$s2, and \$s3, respectively.

(iv) [5 points] Write a MIPS assembly fragment to count the number of occurrence of alphabetic characters (can be lowercase or uppercase) in a null terminated string, where the base address of the string is in register \$s0 and the count is to be in \$s1.

	0	1	2	3	4	5	6	7	8	9	A	В	C	D	Е	F
2	space	!	"	#	\$	%	&	•	(	)	*	+	,	-	•	/
3	0	1	2	3	4	5	6	7	8	9	:	;	<b>\</b>	Ш	^	?
4	@	A	В	C	D	E	F	G	Н	I	J	K	L	M	N	О
5	P	Q	R	S	T	U	v	W	X	Y	Z	[	1	]	۸	_
6	,	a	b	c	d	e	f	G	h	i	j	k	l	m	n	0
7	p	q	r	S	t	u	v	W	X	y	z	{	I	}	?	DEL

(v) [5 points] Write the most optimized MIPS assembly fragment for the following WHILE statement:

$$i = 0;$$
 WHILE (  $(A[i] >= B[i]*2) && (i$ 

Where A and B are arrays of Bytes. The base addresses of arrays A and B are stored into registers \$s0 and \$s1, respectively. The index i and count N are stored into registers \$s2 and \$s3.

## **MIPS Instructions:**

Instr	ruction	Meaning	R-Type Format					
add	\$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x20
addu	\$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x21
sub	\$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x22
subu	\$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x23

Ins	truction	Meaning	R-Type Format						
and	\$s1, \$s2, \$s3	\$s1 = \$s2 & \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x24	
or	\$s1, \$s2, \$s3	\$s1 = \$s2   \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x25	
XOL	\$s1, \$s2, \$s3	\$s1 = \$s2 ^ \$s3	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x26	
nor	\$s1, \$s2, \$s3	\$s1 = ~(\$s2 \$s3)	op = 0	rs = \$s2	rt = \$s3	rd = \$s1	sa = 0	f = 0x27	

Inst	ruction	Meaning	R-Type Format					
sll	\$s1,\$s2,10	\$s1 = \$s2 << 10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 0
srl	\$s1,\$s2,10	\$s1 = \$s2>>>10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 2
sra	\$s1, \$s2, 10	\$s1 = \$s2 >> 10	op = 0	rs = 0	rt = \$s2	rd = \$s1	sa = 10	f = 3
sllv	\$s1,\$s2,\$s3	\$s1 = \$s2 << \$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 4
srlv	\$s1,\$s2,\$s3	\$s1 = \$s2>>>\$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 6
srav	\$s1,\$s2,\$s3	\$s1 = \$s2 >> \$s3	op = 0	rs = \$s3	rt = \$s2	rd = \$s1	sa = 0	f = 7

Instru	uction	Meaning	I-Type Format				
addi	\$s1, \$s2, 10	\$s1 = \$s2 + 10	op = 0x8	rs = \$s2	rt = \$s1	imm <sup>16</sup> = 10	
addiu	\$s1, \$s2, 10	\$s1 = \$s2 + 10	op = 0x9	rs = \$s2	rt = \$s1	imm <sup>16</sup> = 10	
andi	\$s1, \$s2, 10	\$s1 = \$s2 & 10	op = 0xc	rs = \$s2	rt = \$s1	imm <sup>16</sup> = 10	
ori	\$s1, \$s2, 10	\$s1 = \$s2   10	op = 0xd	rs = \$s2	rt = \$s1	imm <sup>16</sup> = 10	
xori	\$s1, \$s2, 10	\$s1 = \$s2 ^ 10	op = 0xe	rs = \$s2	rt = \$s1	imm <sup>16</sup> = 10	
lui	\$s1, 10	\$s1 = 10 << 16	op = 0xf	0	rt = \$s1	imm <sup>16</sup> = 10	

Instru	uction	Meaning	Format					
j	label	jump to label	op6 = 2		imm <sup>26</sup>			
beq	rs, rt, label	branch if (rs == rt)	op6 = 4	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>		
bne	rs, rt, label	branch if (rs != rt)	op6 = 5	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>		
blez	rs, label	branch if (rs<=0)	op6 = 6	rs <sup>5</sup>	0	imm <sup>16</sup>		
bgtz	rs, label	branch if (rs > 0)	op6 = 7	rs <sup>5</sup>	0	imm <sup>16</sup>		
bltz	rs, label	branch if (rs < 0)	op6 = 1	rs <sup>5</sup>	0	imm <sup>16</sup>		
bgez	rs, label	branch if (rs>=0)	op6 = 1	rs <sup>5</sup>	1	imm <sup>16</sup>		

Instruction		Meaning	Form			mat			
slt	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>op6 = 0</td><td>rs<sup>5</sup></td><td>rt<sup>5</sup></td><td>rd<sup>5</sup></td><td>0</td><td>0x2a</td></rt?1:0)<>	op6 = 0	rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>	0	0x2a	
sltu	rd, rs, rt	rd=(rs <rt?1:0)< td=""><td>op6 = 0</td><td>rs<sup>5</sup></td><td>rt<sup>5</sup></td><td>rd<sup>5</sup></td><td>0</td><td>0x2b</td></rt?1:0)<>	op6 = 0	rs <sup>5</sup>	rt <sup>5</sup>	rd <sup>5</sup>	0	0x2b	
slti	rt, rs, imm <sup>16</sup>	rt=(rs <imm?1:0)< td=""><td>0xa</td><td>rs<sup>5</sup></td><td>rt<sup>5</sup></td><td colspan="3">imm<sup>16</sup></td></imm?1:0)<>	0xa	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>			
sltiu	rt, rs, imm <sup>16</sup>	rt=(rs <imm?1:0)< td=""><td>0xb</td><td>rs<sup>5</sup></td><td>rt<sup>5</sup></td><td colspan="3">imm<sup>16</sup></td></imm?1:0)<>	0xb	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>			

Page 9 of 9

Instruction		Meaning	I-Type Format			
lb	rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imm <sup>16</sup> ]	0x20	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
lh	rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imm <sup>16</sup> ]	0x21	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
lw	rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imm <sup>16</sup> ]	0x23	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
lbu	rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imm <sup>16</sup> ]	0x24	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
lhu	rt, imm <sup>16</sup> (rs)	rt = MEM[rs+imm <sup>16</sup> ]	0x25	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
sb	rt, imm <sup>16</sup> (rs)	MEM[rs+imm <sup>16</sup> ] = rt	0x28	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
sh	rt, imm <sup>16</sup> (rs)	MEM[rs+imm <sup>16</sup> ] = rt	0x29	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>
sw	rt, imm <sup>16</sup> (rs)	MEM[rs+imm <sup>16</sup> ] = rt	0x2b	rs <sup>5</sup>	rt <sup>5</sup>	imm <sup>16</sup>