COMPUTER ENGINEERING DEPARTMENT

ICS 233

COMPUTER ARCHITECTURE & ASSEMBLY LANGUAGE

Major Exam I

First Semester (081)

Time: 1:00-3:00 PM

Student Name : _____

Student ID. :_____

Question	Max Points	Score
Q1	35	
Q2	20	
Q3	15	
Q4	30	
Total	100	

Dr. Aiman El-Maleh

- (Q1) Fill in the blank in each of the following questions:
 - (1) The smallest (negative) number that can be represented using 16-bit 2`s complement in hexadecimal is _____ and the largest positive number in hexadecimal is _____.
 - (2) Assuming 8-bit representation of numbers, the hexadecimal number 8E is equal to ______ as unsigned number and ______ in 2`s complement representation.
 - (3) Assuming variable Array is defined as shown below:

Array: .word 0x000000A0, 0x000000B0

The content of register \$t0 after executing the following sequence of instructions is ______.

la \$t0, Array lw \$t0, 4(\$t0)

- (4) With a 32-bit address bus and 32-bit data bus, the maximum memory size than can be accessed by a processor is ______ Byte and the maximum number of bytes that can be read or written in a single cycle is _____ Bytes.
- (5) Given a magnetic disk with the following properties:
 - Rotation speed = 8000 RPM (rotations per minute)
 - Average seek = 7 ms, Sector = 1024 bytes, Track = 250 sectors

The average time to access a block of 200 consecutive sectors is ms.

(6) Assuming the following data segment, and assuming that the first variable X is given the address 0x10010000, then the addresses for variable Y and Z will be and .

.data

- X: .byte 1, 2, 3, 4, 5
- Y: .half 6,7
- Z: .word 8
- (7) Assume that the CPU has just read a 32-bit instruction from the address 0x00400000. Then, the address of the next instruction that this CPU is going to read is ______.

(8) Assume that the instruction j NEXT is at address 0x00400030 in the text segment, and the label NEXT is at address 0x004000a8. Then, the address stored in the assembled instruction for the label NEXT is ______.

(9) Assume that the instruction bne \$t0, \$t1, NEXT is at address 0x00400030 in the text segment, and the label NEXT is at address 0x004000a8. Then, the address stored in the assembled instruction for the label NEXT is _____.

(10) Assuming that \$a0 contains an Alphabetic character, the instruction will guarantee that the character in \$a0 is always a lower case character. Note that the ASCII code of character 'A' is 0x41 while that of character 'a' is 0x61. (11) Assume you are in a company that will market a certain IC chip. The cost per wafer is \$2000, and each wafer can be diced into 200 dies. The die yield is 80%. Then the cost per good die is ______.

(12) ______ language produces more compact and more efficient code than ______ language.

(13) _____ memory is faster than random access memory but it is slower than _____.

(14) The instruction set architecture of a processor consists of and

(15) The difference between *slt* and *sltu* instructions is that

.

[20 Points]

(Q2) Using only basic MIPS instructions, write the shortest sequence of instructions to implement each of the following pseudo instructions:

1. *andi \$t0, 0x12345678 #*\$t0 is anded with the 32-bit value 0x12345678

2. *bge \$t0, \$t1, Next* # branch to Next if \$t0 is greater than or equal to \$t1

3. *bgt \$t0, 100, Next* # branch to Next if \$t0 is greater than 100

4. *neg* t0, t1 #t0 is loaded with the negative value of t1

5. rol \$t0, \$t0, 12 #\$t0 is rotated to the left by 12 bits and stored in \$t0

(Q3) Answer the following questions. Show how you obtained your answer:

(i) Determine the content of register \$s1 after executing the following code:

ori \$\$1, \$zero, 4 sll \$t0, \$\$1, 4 sub \$t0, \$t0, \$\$1 sra \$t1, \$\$1, 2 add \$\$1, \$t0, \$t1

(ii) Determine the content of register **\$t2** after executing the following code:

li \$s1, 0x1b and \$t2, \$zero, \$t2

Next:

andi \$t1, \$s1, 1 add \$t2, \$t2, \$t1 srl \$s1, \$s1, 1 bne \$s1, \$0, Next

(iii) Given that TABLE is defined as: TABLE: .word 1, 10, -4, 5, 20, 3

Determine the content of registers **\$t2** after executing the following code:

	la	\$t0, TABLE
	li	\$t1, 6
	lw	\$t2, (\$t0)
loop:	addi	\$t0, \$t0, 4
	lw	\$t3, (\$t0)
	ble	\$t3, \$t2, skip
	move	\$t2, \$t3
skip:	addi	\$t1, \$t1, -1
_	bne	\$t1, \$0, loop

(Q4) Merge sort is a technique to combine two sorted arrays. Merge sort takes two sorted input arrays X and Y, say of size m and n, and produces a sorted array Z of size m+n that contains all elements of the two input arrays. The pseudo code of merge sort is as follows:

```
MergeSort (X, Y, Z, m, n)
              {index variables for arrays X, Y, and Z}
       i:=0
       j:=0
       k:=0
       while (i<m)AND (j<n)
              if (X[i] \le Y[j]) then
                     Z[k]:=X[i]
                     k:=k+1
                     i:=i+1
              else
                     Z[k]:=Y[j]
                     k:=k+1
                     j:=j+1
              end if
       end while
       if (i<m) then
              while (i<m)
                     Z[k]:=X[i]
                     k:=k+1
                     i:=i+1
              end while
       else
              while (j<n)
                     Z[k]:=Y[j]
                     k:=k+1
                     j:=j+1
              end while
       end if
end MergeSort
```

Write a MIPS assembly program to implement **MergeSort** to merge sort two arrays of integers (i.e. 32-bit signed numbers) in an **ascending** order. Assume that the address of X array, Y array and Z array are stored in registers \$s0, \$s1 and \$s2, respectively. Also, assume that m, the size of array X, is stored in register \$s3 and n, the size of array Y, is stored in register \$s4. Your code should not change the content of registers \$s0-\$s4 after execution.

Page 8 of 9

Page 9 of 9