KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

COE 301 Computer Organization ICS 233 Computer Architecture & Assembly Language

Term 171 Lecture Breakdown

Lec#	Date	Topics	Ref.
1	U17/9	Syllabus and Course Introduction.	
2	T 19/9	Assembly and Machine Language, Compiler and Assembler, Instructions and Machine Language, Instruction Fields, Advantages of High-Level Languages. Why Learn Assembly Language? Assembly vs. High-Level Languages.	Chapter 1: Computer Abstractions and Technology 1.1-1.5
3	TH 21/9	Assembly Language Programming Tools. Assemble and Link Process, Components of a Computer System, Memory, Address Space. Address, Data, and Control Bus.	Chapter 1: Computer Abstractions and Technology 1.1-1.5
	U 24/9	National Day Holiday	
4	T 26/9	Memory Devices: RAM, DRAM, SRAM, ROM. Memory Interleaving. Magnetic Disk Storage, Processor-Memory Performance Gap.	Chapter 1: Computer Abstractions and Technology 1.1-1.5
5	TH 28/9	Memory Hierarchy, Processor: Datapath, Control, Program Counter, Instruction Register, Fetch- Execute Cycle. Technology Improvements. Positional Number Systems, Binary and Hexadecimal Numbers, Base Conversions.	Chapter 1: Computer Abstractions and Technology 1.1-1.5
6	U 1/10	Integer Storage Sizes. Binary and Hexadecimal Addition. Signed Integers and 2's Complement Notation. Sign Extension. Two's Complement of a Hexadecimal, Binary & Hexadecimal Subtraction. Ranges of Signed Integers. Carry and Overflow.	Chapter 1: Computer Abstractions and Technology 1.1-1.5
7	T 3/10	Character representation, parity bit. Overview of the MIPS Processor. MIPS General-Purpose Registers, Conventions, Instruction Formats. Instruction Categories.	Chapter 2: Instructions: Language of the Computer (2.1-2.6)
8	TH 5/10	Integer Add /Subtract Instructions, Logical Bitwise Instructions: AND, OR, XOR, NOR. (Quiz#1)	Chapter 2: Instructions: Language of the Computer (2.1-2.6)
9	S 7/10	NOR, Shift Instructions: sll, srl sra, sllv, srlv, srav. Use of shift instructions in performing multiplication and division. I-Type Format, I-Type ALU Instructions, 32-bit Constants, Applications of logical instructions. J-Type Format. Conditional Branch Instructions. Set on Less Than Instructions.	Chapter 2: Instructions: Language of the Computer (2.1-2.7)
10	U 8/10	Conditional Branch Instructions. Set on Less Than Instructions, Pseudo-Instructions. Translating an IF Statement. Compound Expression with AND,	Chapter 2: Instructions:

			T C.1
		Compound Expression with OR, Signed &	Language of the
		Unsigned Comparison. Load and Store Instructions: Load and Store Word,	Computer (2.1-2.7)
11	T 10/10	Load and Store Byte and Halfword. Translating a	Chapter 2: Instructions:
		WHILE Loop. Using Pointers to Traverse Arrays.	Language of the
		Copying a String. Summing an Integer Array.	Computer (2.1-2.7)
12	TH 12/10	Addressing Modes, Branch / Jump Addressing	2.10, Appendix A.9-
12	111 12/10	Jump and Branch Limits, PC-Relative Addressing.	A.10
		Summary of RISC Design. Assembly Language	
		Statements, Instructions, Comments, Program	
		Template. Data Definition Statement. Data	
		directives, Examples of Data Definitions.	
13	U 15/10	Memory Alignment. Byte Ordering, Big & Little	Appendix A.9-A.10
		Endians. System Calls, Sum of Three Integers	
		Program. Case Conversion Program. File	
		operations. Introduction to Procedures.	
14	T 17/10	Procedures, Call / Return Sequence, Instructions for Procedures: JAL, JR, JALR. Parameter Passing,	Chapter 2: Instructions:
		Stack Frame, Preserving Registers. Selection Sort	Language of the
		Procedure.	Computer (2.8)
15	TH 19/10	Selection Sort Procedure. Recursive Procedures:	Chapter 3:
15	11117/10	factorial. Unsigned Multiplication Hardware,	Arithmetic for
		Signed Multiplication.	Computers (3.3)
	S 21/10	Major Exam I	
16	U 22/10	Signed Multiplication Hardware, Fast	Chapter 3:
10	0 22/10	Multiplication, Unsigned Division. Division	Arithmetic for
		Algorithm & Hardware. Signed Division,	Computers (3.3-3.4)
		Multiplication and Division in MIPS. Integer to	
		String Procedure.	
17	T 24/10	Integer to String Procedure. Floating-Point Numbers, Floating-Point Representation. IEEE 754	Chapter 3:
		Floating-Point Standard, Normalized Floating	Arithmetic for $(2, 4, 2, 5)$
		Point Numbers, Biased Exponent Representation.	Computers (3.4-3.5)
18	TH 26/10	, Biased Exponent Representation. Converting FP	Chapter 3:
10	111 20/10	Decimal to Binary. Largest & Smallest Normalized	Arithmetic for
		Float. Zero, Infinity, and NaN, Denormalized	Computers (3.5)
		Numbers. Floating-Point Comparison.	
	TH 26/10	Last Day for Dropping with W	
19	U 29/10	Simple 6-bit Floating Point Example. Floating	Chapter 3:
		Point Addition/Subtraction. Floating Point Adder	Arithmetic for
		Block Diagram.	Computers (3.5)
20	T 31/10	Floating Point Adder Block Diagram, Floating Point Multiplication, Extra Bits to Maintain	Chapter 3: Arithmetic for
		Precision. (Quiz#2)	Computers (3.5)
21	TH 2/11	Guard Bit, Round and Sticky bits. IEEE 754	Chapter 3:
Δ1	1	Rounding Modes.	Arithmetic for
			Computers (3.5)
22	U 5/11	MIPS Floating-Point Instructions: Arithmetic	Chapter 3:
		Instructions, Load/Store Instructions. Data	Arithmetic for
		Movement Instructions, Convert Instructions,	Computers (3.5)
		Compare and Branch Instructions, FP Data	4.1-4.3
		Directives, FP Syscall Services. Example: Area of	
1	1	a circle. Single Cycle Processor Design: Designing	

30	TH 23/11	Factors Impacting Performance. Determining the	1.6
30	TH 23/11	CPI. Performance Comparison Examples.	1.6
30	IH 23/11	CPI. Performance Comparison Examples.	1.0
30	TH 23/11		1.0
30	TH 23/11		1.6
30	TH 23/11		1.6
30	TH 23/11		1.6
30	TH 23/11		1.6
30	TH 23/11		1.0
50	1 1 23/11	CPI. Performance Comparison Examples.	
	+ +	L 1	
		L 1	
		Amdahl's Law.	
	TH 23/11	Last Day for Dropping all Courses with W	
			1 6 9 4 5 4 6
31	U 26/11	Amdahl's Law. Benchmarks, The SPEC CPU2000	1.6 & 4.5-4.6
	0, 11	Benchmarks. Pipelined Processor Design:	
		Pipelining Example. Serial execution versus	
		Pipelining.	
		(Quiz#5)	
	T 00/11		
32	T 28/11		
32 33	T 28/11 TH 30/11	Review for Major Exam II.	
	TH 30/11	Review for Major Exam II.	
33	TH 30/11 S 2/12	Review for Major Exam II. Major Exam II	4649
	TH 30/11	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram,	4.6-4.8
33	TH 30/11 S 2/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram,	4.6-4.8
33	TH 30/11 S 2/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined	4.6-4.8
33	TH 30/11 S 2/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined	4.6-4.8
33	TH 30/11 S 2/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards,	4.6-4.8
33	TH 30/11 S 2/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined	4.6-4.8
33	TH 30/11 S 2/12 U 3/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards.	
33	TH 30/11 S 2/12 U 3/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards,	4.6-4.8
33	TH 30/11 S 2/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards. Implementing Forwarding. RAW Hazard	
33	TH 30/11 S 2/12 U 3/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards. Implementing Forwarding. RAW Hazard Detection. Forwarding Unit.	
33 34 35	TH 30/11 S 2/12 U 3/12 T 5/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards. Implementing Forwarding. RAW Hazard Detection. Forwarding Unit.	4.8
33	TH 30/11 S 2/12 U 3/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards. Implementing Forwarding. RAW Hazard Detection. Forwarding Unit. Forwarding Unit. Load Delay, Detecting RAW	
33 34 35	TH 30/11 S 2/12 U 3/12 T 5/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards. Implementing Forwarding. RAW Hazard Detection. Forwarding Unit.	4.8
33 34 35 36	TH 30/11 S 2/12 U 3/12 T 5/12 TH 7/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards. Implementing Forwarding. RAW Hazard Detection. Forwarding Unit. Forwarding Unit. Load Delay, Detecting RAW Hazard after Load. Hazard Detection and Stall Unit.	4.8
33 34 35	TH 30/11 S 2/12 U 3/12 T 5/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards. Implementing Forwarding. RAW Hazard Detection. Forwarding Unit. Forwarding Unit. Load Delay, Detecting RAW Hazard after Load. Hazard Detection and Stall Unit. Hazard Detection and Stall Unit. Compiler	4.8
33 34 35 36	TH 30/11 S 2/12 U 3/12 T 5/12 TH 7/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards. Implementing Forwarding. RAW Hazard Detection. Forwarding Unit. Forwarding Unit. Load Delay, Detecting RAW Hazard after Load. Hazard Detection and Stall Unit. Hazard Detection and Stall Unit. Compiler	4.8
33 34 35 36	TH 30/11 S 2/12 U 3/12 T 5/12 TH 7/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards. Implementing Forwarding. RAW Hazard Detection. Forwarding Unit. Forwarding Unit. Load Delay, Detecting RAW Hazard after Load. Hazard Detection and Stall Unit. Hazard Detection and Stall Unit. Compiler Scheduling, Reducing the Delay of Branches.	4.8
33 34 35 36	TH 30/11 S 2/12 U 3/12 T 5/12 TH 7/12	Review for Major Exam II. Major Exam II Pipelined Datapath. Instruction–Time Diagram, Single-Cycle vs. Pipelined Performance. Pipelined Control. Pipeline Hazards, Structural Hazards, Resolving Structural Hazards, Data Hazards. Implementing Forwarding. RAW Hazard Detection. Forwarding Unit. Forwarding Unit. Load Delay, Detecting RAW Hazard after Load. Hazard Detection and Stall Unit. Hazard Detection and Stall Unit. Compiler	4.8

39	TH 14/12	Branch Hazard Alternatives, Delayed Branch. Zero-Delayed Branch, Branch Target and Prediction Buffer.	4.8
40	U 17/12	Dynamic Branch Prediction, 1-bit & 2-bit Prediction Scheme. Random Access Memory, Typical Memory Structure, Static RAM Storage Cell.	4.8, 5.1-5.3
41	T 19/12	Static RAM Storage Cell, Dynamic RAM Storage Cell, DRAM Refresh Cycles Trends in DRAM. Expanding the Data Bus Width, Increasing Memory Capacity by 2 ^k . Processor-Memory Performance Gap. Principle of Locality of Reference.	5.1-5.3
42	TH 21/12	Block Placement: Direct Mapped. Fully Associative Cache, Set-Associative Cache. Write Policy.	5.1-5.4
	TH 21/12	Dropping all Courses with WP/WF	
43	U 24/12	Set-Associative Cache. Write Policy, Write Miss Policy, Write Buffer. Replacement Policy.	5.1-5.4
44	T 26/12	Cache Performance and Memory Stall Cycles: Hit Rate and Miss Rate, Memory Stall Cycles, CPU Time with Memory Stall Cycles, Average Memory Access Time. Improving Cache Performance, Types of Cache Misses: Compulsory, Conflict and Capacity.	5.1-5.4
45	TH 28/12	Average Memory Access Time. Improving Cache Performance: Average Memory Access Time, Small and Simple Caches, Larger Size and Higher Associativity, Larger Block Size.	5.1-5.4