COE 301 COMPUTER ORGANIZATION<br>ICS 233: COMPUTER ARCHITECTURE \& ASSEMBLY LANGUAGE<br>Term 161 (Fall 2016-2017)<br>Final Exam<br>Monday Jan. 16, 2017<br>12:30-3:00 PM<br>Time: 150 minutes, Total Pages: 14

Name: $\qquad$ ID: $\qquad$ Section: $\qquad$

Notes:

- Do not open the exam book until instructed
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated
- Mobile phones must be switched off

| Question | Max Points | Score |
| :---: | :---: | :---: |
| Q1 | $\mathbf{1 8}$ |  |
| Q2 | $\mathbf{2 0}$ |  |
| Q3 | $\mathbf{1 5}$ |  |
| Q4 | $\mathbf{2 2}$ |  |
| Total | $\mathbf{7 5}$ |  |

Dr. Aiman El-Maleh
Dr. Marwan Abu-Amara

## (Q1)

(i) Given two different computers, A and B , the following measurements have been made for running a Java program (Program 1) on these two computers:

| Program 1 | A | B |
| :---: | :---: | :---: |
| \#Instructions Executed | $5 \times 10^{9}$ | $8 \times 10^{9}$ |
| CPI | 1.2 | 1.5 |

Compute the clock rate ratio of computer A to computer B so that the execution time for Program 1 on both computers is the same. ( $\mathbf{3}$ points)
(ii) Consider two different implementations, M1 and M2, of the same instruction set. There are three classes of instructions (A, B, and C) in the instruction set. M1 has a clock rate of 4 GHz and M2 has a clock rate of 2 GHz . The CPI for each instruction class on M1 and M2 is given in the following table:

| Class | CPI on M1 | CPI on M2 | C1 Usage | C2 Usage |
| :---: | :---: | :---: | :---: | :---: |
| A | 1 | 2 | $40 \%$ | $30 \%$ |
| B | 3 | 2 | $50 \%$ | $30 \%$ |
| C | 4 | 2 | $10 \%$ | $40 \%$ |

The table above also contains a summary of the usage of the instruction classes generated by two different compilers, C 1 and C 2 . Assume for any given program that compiler C 1 generates $10 \%$ more instructions than compiler C 2. Which implementation and compiler combination gives the best performance? (4 points)
(iii) Compare the performance of a single-cycle processor and a multi-cycle processor. The delay times are as follows:

Instruction memory access time $=500 \mathrm{ps} \quad$ Data memory access time $=500 \mathrm{ps}$
Instruction Decode and Register read $=300 \mathrm{ps}$
Register write $=100 \mathrm{ps}$ ALU delay $=300 \mathrm{ps}$

Ignore the other delays in the multiplexers, wires, etc. Assume the following instruction mix: $40 \%$ ALU, $20 \%$ load, $10 \%$ store, $20 \%$ branch, and $10 \%$ jump.
a) Compute the delay for each instruction class and the clock cycle for the singlecycle processor. (4 points)
b) Compute the clock cycle and the average CPI for the multi-cycle processor. (3 points)
c) Determine quantitatively if there is a speedup when using the multi-cycle processor. (2 points)
d) If we want to improve the execution time of a program on the single-cycle processor by a factor of 2 , determine quantitatively whether enhancing the ALU unit can or cannot help achieve an overall speedup of 2 for the program execution time. ( 2 points)
(Q2) Consider the single-cycle CPU design given below:

(i) Show the necessary modifications in the data path and control unit to implement this CPU as a 5 -stage Pipeline (IF, ID, EX, MEM, WB) without consideration of data and control hazards. You can make changes in the given diagram but clarify the changes made and label them clearly. Assume that the NextPC block is independent of the ALU and that it has its own comparator and will be placed in the $2^{\text {nd }}$ stage (i.e., ID stage) to reduce branch penalty. (7 Points)
(ii) Add the necessary changes to perform forwarding due to data hazards. Draw only the modified parts. Show the conditions that will be used for generating the ForwardA signals. (6 Points)
(iii) Add the necessary changes to stall the pipeline due to data hazards. Draw only the modified parts. State the conditions for stalling the pipeline due to Data Hazards. (4 Points)
(iv) Add the necessary changes to stall the pipeline due to control hazards. Draw only the modified parts. State the conditions for stalling the pipeline due to Control Hazards. (3 Points)

## (Q3)

(i) Consider the following MIPS assembly language code: (7 Points)

```
I1: ADDI $s0, $0, 10
I2: LW $s1, 0($s0)
I3: ADD $s0, $s0, $s1
I4: SLL $s1, $s0, 4
I5: LW $s1, 4($s0)
I6: ADDI $s1, $s1, -1
I7: SW $s1, 4($s0)
```

Complete the following table showing the timing of the above code on the 5 -stage pipeline MIPS processor (IF, ID, EX, MEM, WB) assuming that it supports forwarding and pipeline stall. Draw an arrow showing forwarding between the stage that provides the data and the stage that receives the data. Show all stall cycles by placing an $X$ in the box to represent a stall cycle. Determine the number of clock cycles to execute this code.

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| I1: ADDI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I2: LW |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I3: ADD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I4: SLL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I5: LW |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I6: ADDI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I7: SW |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

(ii) A sequence of three branches are shown in the first column of the table below with their respective PC value, branch target address, and next PC. These branches are executed in four passes (pass 1 to 4 ). The actual branch outcomes of each branch in each pass are shown where T represents a branch taken and NT represents a branch not taken. Assume a Branch Target Buffer (BTB) is used for early prediction of taken branches.

a) Fill in the BTB entries for PC, target and initial prediction (T for all) for the three branches above. Fill in the prediction in BTB table after each pass (1 to 4) by assuming a 1 -bit prediction. Then, compute the probability of correct prediction. (3 points)

| BTB |  |  | BTB Prediction just after pass k (k=1 to 4) |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PC | Target | Prediction <br> initial | Prediction <br> pass 1 | Prediction <br> pass 2 | Prediction <br> pass 3 | Prediction <br> pass 4 |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Probability of Correct Prediction $=$ |  |  |  |  |  |  |

b) Repeat the question above by predicting the branch outcome using a 2-bit saturating counter (given below). Denote by NT1 and T1 the weak NT and weak T, respectively. Assume that the predictor is initialized to T1 (weak predict taken). Then, compute the probability of correct prediction. ( $\mathbf{3}$ points)


| BTB | BTB Prediction just after pass k (1 to 4) |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PC | Target | Prediction <br> initial | Prediction <br> pass 1 | Prediction <br> pass 2 | Prediction <br> pass 3 | Prediction <br> pass 4 |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Probability of Correct Prediction $=$ |  |  |  |  |  |  |

c) Assume that a correctly predicted branch incurs zero stalls and a mis-predicted branch incurs 2 stalls. Evaluate the average number of stalls per instruction for using the 1-bit and 2-bit predictors if $15 \%$ of the instructions are branches. (2 points)
(Q4)
(i) Given a $1 \mathrm{M} \times 1$ memory block as shown below. Use this block to implement a $4 \mathrm{M} \times 4$ memory block. (4 Points)

(ii) Assume that you have a 32-bit address and a cache with $\mathbf{8 K}$ byte data size (not including tag and valid bits).
a) Assuming that the cache is organized as direct-mapped with a 32 -byte block size, determine the number of bits in the offset, index and tag fields. (3 Points)
b) Assuming that the cache is organized as four-way set associative with a 32byte block size, determine the number of bits in the offset, index and tag fields. (2 Points)
c) Show the organization of a cache organized as four-way set associative with a 32-byte block size. (4 Points)
(iii) A processor runs at 2.0 GHz and has a $\mathrm{CPI}=1.9$ for a perfect cache (i.e. without including the stall cycles due to cache misses). Assume that load and store instructions are $20 \%$ of the instructions. The processor has an I-cache with a $3 \%$ miss rate and a D-cache with $6 \%$ miss rate. The hit time is 1 clock cycle for both caches. Assume that the time required to transfer a block of data from the RAM to the cache, i.e. miss penalty, is 25 ns .
a) What is the number of stall cycles per instruction and the overall CPI? (3 Points)
b) What is the average memory access time (AMAT) in ns? (4 Points)
c) Consider the given figure below which plots the Miss Rate vs. the Block Size for various cache sizes. Explain why increasing the block size reduces the miss rate initially but after a certain point the miss rate increases by increasing the block size. (2 Points)


