King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

COE 301 COMPUTER ORGANIZATION ICS 233: COMPUTER ARCHITECTURE & ASSEMBLY LANGUAGE Term 151 (Fall 2015-2016) Major Exam 1 Saturday Oct. 10, 2015

Time: 120 minutes, Total Pages: 9

|--|

Notes:

- Do not open the exam book until instructed
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

Question	Max Points	Score
Q1	35	
Q2	25	
Total	60	

Dr. Aiman El-Maleh Dr. Mayez Al-Muhammad

[35 Points]

(Q1) Fill in the blank in each of the following questions:

- (1) Assuming 12-bit unsigned representation, the binary number 1111 0000 1111 is equal to the decimal number _____.
- (2) Assuming 12-bit signed 2's complement representation, the hexadecimal number FC0 is equal to the decimal number _____.
- (2) Accessibility to hardware resources is an advantage of programming in language.
- (3) Code portability is an advantage of programming in ______ language.
- (4) With a 36-bit address bus and 64-bit data bus, the maximum memory size (assuming byte addressable memory) that can be accessed by a processor is ______ and the maximum number of bytes that can be read or written in a single cycle is ______.
- (5) The bandwidth mismatch between the speed of processor and the speed of mainmemory is alleviated by using ______.

(6)	The	advantage	of dynamic RAM	over static RA	M is that it is	and
			but	the	disadvantage	is

- (8) Assuming that the CPU has just read a 32-bit MIPS instruction from the address 0x00400008. Then, the address of the next instruction that this CPU is going to read is ______.
- (9) Given a magnetic disk with the following properties:
 - Time of one rotation is 8 ms
 - Average seek = 8 ms, Sector = 512 bytes, Track = 200 sectors

The average time to access a block of 20 consecutive sectors is _____ ms.

- (10) The pseudo instruction *neg* \$s2, \$s1 (\$s2 is computed as the negative value of \$s1) is implemented by the following minimum MIPS instructions:
- (11) The pseudo instruction *ble* \$*s*2, \$*s*1, *Next* is implemented by the following minimum MIPS instructions:
- (12) The pseudo instruction *rol \$s0, \$s0, 8* (\$s0 is rotated to the left by 8 bits and stored in \$s0) is implemented by the following <u>minimum</u> MIPS instructions:
- (13) Assuming that \$a0 contains an Alphabetic character, the instruction will guarantee that the character in \$a0 is an upper case character. Note that the ASCII code of character 'A' is 0x41 while that of character 'a' is 0x61.

(14) Assume that the instruction *bne* \$t0, \$t1, *NEXT* is at address 0x00400020 in the text segment, and the label NEXT is at address 0x00400010. Then, the address stored in the assembled instruction for the label NEXT is

(15) Assuming that variable Array is defined as shown below:

Array: .byte 1, 2, -3, 4

After executing the following sequence of instructions, the content of the three registers is t1=_____, t2=_____, and t3=_____.

la \$t0, Array
lb \$t1, 2(\$t0)
lh \$t2, 2(\$t0)
lw \$t3, 0(\$t0)

(16) Assuming the following data segment, and assuming that the first variable X is given the address 0x10010000, then the addresses for variables Y and Z will be and _____.

.data

- X: .byte 1
- Y: .half 2, 3
- Z: .word 4
- (17) To multiply the signed content of register \$t0 by 127.75 without using multiplications and division instructions, we use the following MIPS instructions:
- (18) The condition for which the data stored in \$t0 must satisfy in order for the following MIPS fragment to branch to L1 is:

ori \$t1, \$0, 0x111 and \$t0, \$t0, \$t1 beq \$t0, \$t1, L1

(19) The content of register \$t0 after executing the following code is

```
li $s1, 0x4321
xor $t0, $t0, $t0
```

_:

Next:

andi \$t1, \$s1, 0xf add \$t0, \$t0, \$t1 srl \$s1, \$s1, 4 bne \$s1, \$0, Next (Q2) Write separate MIPS assembly code fragments with <u>minimum</u> instructions to implement each of the given requirements.

(i) [6 points] Given two arrays of words A and B with their base addresses stored in registers \$s0 and \$s1, array size N is stored in \$s2, and index i is stored \$s3, write the smallest MIPS assembly fragment for the following computation:

for (i=0; i<n; i++) if ((A[i]-B[i])*5 >=0) then A[i]=(A[i]-B[i])*5;

(ii) [6 points] Given the following MIPS assembly fragment:

```
bne $s1, $s2, exit
bge $s2, $s3, exit
addi $s4, $s4, 5
```

Exit:

Assume that variables a, b, c, and d are stored in registers \$s1, \$s2, \$s3, and \$s4, respectively.

Fill in the Boolean expression in the following IF statement:

If (______) then d=d +5;

Repeat the above question for the following MIPS assembly fragment:

beq \$s1, \$s2, process bgt \$s2, \$s3, exit ble \$s3, \$s4, exit process: add \$s4, \$s4, \$s1 Exit:

Fill in the Boolean expression in the following IF statement:

If (_____) then d=d +a;

(iii) [3 points] Write a MIPS assembly fragment for the following IF statement:

if ([(a == b) || (c == d)] && (a < c)) then b = d;

Assume that variables a, b, c, and d are stored into registers \$s0, \$s1, \$s2, and \$s3, respectively.

(iv) [5 points] Write a MIPS assembly fragment to count the number of occurrence of alphabetic characters (can be lowercase or uppercase) in a null terminated string, where the base address of the string is in register \$s0 and the count is to be in \$s1.

	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
2	space	!	••	#	\$	%	&	۲	()	*	+	,	-	•	/
3	0	1	2	3	4	5	6	7	8	9	:	;	۷	=	>	?
4	@	А	В	С	D	Е	F	G	Н	Ι	J	K	L	М	Ν	0
5	Р	Q	R	S	Т	U	V	W	X	Y	Z	[١]	^	-
6	`	а	b	c	d	e	f	G	h	i	j	k	1	m	n	0
7	р	q	r	s	t	u	v	W	х	у	z	{		}	~	DEL

(v) [5 points] Write the most optimized MIPS assembly fragment for the following WHILE statement:

i = 0; WHILE ((A[i] >= B[i]*2) && (i<N)) { A[i] = A[i]- B[i]; i = i+1; }

Where A and B are arrays of Bytes. The base addresses of arrays A and B are stored into registers \$s0 and \$s1, respectively. The index i and count N are stored into registers \$s2 and \$s3.

MIPS Instructions:

Instruc	tion	Meaning				R	-Ty	pe l	For	mat			
add \$s	l, \$s2, \$s3	\$s1 = \$s2 + \$s3	op =	= 0 I	rs = \$	Ss2 r	t = \$	\$s3 r	'd =	\$s1	sa = 0	f = 0x20	
addu \$s	l, \$s2, \$s3	\$s1 = \$s2 + \$s3	op =	= O I	rs = \$	s2 r	t = \$	\$s3∣r	:d =	\$s1	sa = 0	f = 0x21	
sub \$s	l, \$s2, \$s3	\$s1 = \$s2 - \$s3	op =	= 0 I	rs = \$	s2 r	t = \$	\$s3 r	'd =	\$s1	sa = 0	f = 0x22	
subu \$s	l, \$s2, \$s3	\$s1 = \$s2 - \$s3	op =	= 0 I	rs = \$	s2 r	t = \$	\$s3 r	'd =	\$s1	sa = 0	f = 0x23	
Instruc	tion	Meaning				R	-Ty	pe l	For	ma	t		
and \$s1,	\$s2, \$s3	\$s1 = \$s2 & \$s3	op =	= 0 r	s = \$	is2 r	t = \$	s3	rd =	\$s1	sa = 0	f = 0x24	
or \$s1,	\$s2, \$s3	\$s1 = \$s2 \$s3	op =	= 0 r	s = \$	is2 r	t = \$	Ss3	rd =	\$s1	sa = 0	f = 0x25	
xor \$s1,	\$s2, \$s3	\$s1 = \$s2 ^ \$s3	op =	= 0 r	s = \$	s2 r	t = \$	s3	rd =	\$s1	sa = 0	f = 0x26	
nor \$s1,	\$s2, \$s3	\$s1 = ~(\$s2 \$s3)	op =	= 0 r	s = \$	s2 r	t = \$	s3	rd =	\$s1	sa = 0	f = 0x27	
Instruc	tion	Meaning				R	l-Ty	/pe	For	ma	t		
sll \$s'	l,\$s2,10	\$s1 = \$s2 << 10	op :	= 0	rs = (0 r	t = \$	\$s2∣r	rd =	\$s1	sa = 10	f = 0	
srl \$s'	,\$s2,10	\$s1 = \$s2>>>10	op :	= 0	rs = (0 r	t = \$	\$s2 r	rd =	\$s1	sa = 10	f = 2	
sra \$s'	l, \$s2, 10	\$s1 = \$s2 >> 10	op :	= 0	rs = (0 r	t = \$	\$s2∣r	rd =	\$s1	sa = 10	f = 3	
sllv \$s'	,\$s2,\$s3	\$s1 = \$s2 << \$s3	op :	= 0	rs = 5	\$s3 r	t = 9	₿s2 r	rd =	\$s1	sa = 0	f = 4	
srlv \$s	,\$s2,\$s3	\$s1 = \$s2>>>\$s3	op :	= 0	rs = s	\$s3 r	t = 9	5s2 r	rd =	\$s1	sa = 0	f = 6	
srav \$s'	,\$s2,\$s3	\$s1 = \$s2 >> \$s3	op :	= 0	rs = \$	\$s3 r	t = \$	\$s2∣r	'd =	\$s1	sa = 0	f = 7	
Instruc	tion	Meaning					-Ty	pel	For	ma	t		
addi \$	s1, \$s2, 10	\$s1 = \$s2 + 10	op	= 0x	(8 rs	5 = \$9	s2	rt = \$	\$s1		imm ¹⁶	= 10	
addiu \$	s1, \$s2, 10	\$s1 = \$s2 + 10	op	= 0x	(9 rs	s = \$s2 rt =		rt =	\$s1	s1 imr		$mm^{10} = 10$	
and \$	51, \$SZ, 10	\$S1 = \$S2 & 10 \$c1 = \$c2 10		p = 0xc rs = \$s2 rt =		rt = 3	⊅ऽ। ¢∈1	si imm ¹⁰ :		= 10 - 10			
vori \$	s1, 952, 10 s1 \$s2 10	\$s1 = \$s2 10 $\$s1 = \$s2 ^ 10$		$p = 0xe rs = s^2		s2 s2	rt = 9	\$s1	+	imm ¹⁶	= 10		
lui \$	51, <u>052, 10</u> 51, 10	\$s1 = 10 << 16	op	= 0x	d lo	0		rt = :	\$s1	10^{-10} imm ¹⁶ = 10			
Instruc	tion	Meaning						Fo	rm	at			
i la	hol	iump to lobol		opf	1-2			10		en na na	26		
j la		jump to label	(العر	op	- 2		5		_			8	
bed is		branch II (rs	n) 10	op	- 4	rs	5	rt ^o			imm ¹⁰		
bne rs	s, rt, label	branch if (rs !=	π)	op ⁶ = 5 rs		rs	5 ²	nt ^o)		imm ¹⁶		
blez rs	, label	branch if (rs<=0))	op ⁶ = 6		rs	5 ²	0		imm ¹⁶			
bgtz rs	, label	branch if (rs > 0) op ⁶ = 7		rs	5	0		imm ¹⁶		6		
bltz rs	, label	branch if (rs < 0))	op ⁶ = 1		rs	5	0		imm ¹⁶		6	
bgez rs	, label	branch if (rs>=0))	op	ⁱ = 1	rs	5	1			imm ¹⁰	6	
Instruc	tion	Meaning		Format									
slt rd	, rs, rt	rd=(rs <rt?1:0< td=""><td>)</td><td>op</td><td>i = 0</td><td>rs</td><td>5</td><td>rt⁵</td><td></td><td>rd⁵</td><td>0</td><td>0x2a</td></rt?1:0<>)	op	i = 0	rs	5	rt ⁵		rd ⁵	0	0x2a	
sltu rd	, rs, rt	rd=(rs <rt?1:0< td=""><td>)</td><td>op</td><td>³ = 0</td><td>rs</td><td>5</td><td>rt⁵</td><td></td><td>rd⁵</td><td>0</td><td>0x2b</td></rt?1:0<>)	op	³ = 0	rs	5	rt ⁵		rd ⁵	0	0x2b	
slti rt,	rs, imm ¹⁶	rt=(rs <imm?1:< td=""><td>0)</td><td>.0</td><td>ха</td><td>rs</td><td>5</td><td>rt⁵</td><td></td><td></td><td>imm¹</td><td>6</td></imm?1:<>	0)	.0	ха	rs	5	rt ⁵			imm ¹	6	
sltiu rt,	rs, imm ¹⁶	rt=(rs <imm?1:< td=""><td>0)</td><td>0</td><td>xb</td><td>rs</td><td>5</td><td>rt⁵</td><td></td><td colspan="2">imm¹⁶</td><td>6</td></imm?1:<>	0)	0	xb	rs	5	rt ⁵		imm ¹⁶		6	
						1							

Inst	truction	Meaning	I-Type Format					
lb	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x20	rs ⁵	rt⁵	imm ¹⁶		
lh	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x21	rs ⁵	rt ⁵	imm ¹⁶		
W	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x23	rs ⁵	rt⁵	imm ¹⁶		
lbu	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x24	rs⁵	rt⁵	imm ¹⁶		
lhu	rt, imm ¹⁶ (rs)	rt = MEM[rs+imm ¹⁶]	0x25	rs⁵	rt⁵	imm ¹⁶		
sb	rt, imm ¹⁶ (rs)	MEM[rs+imm ¹⁶] = rt	0x28	rs ⁵	rt⁵	imm ¹⁶		
sh	rt, imm ¹⁶ (rs)	MEM[rs+imm ¹⁶] = rt	0x29	rs ⁵	rt ⁵	imm ¹⁶		
sw	rt, imm ¹⁶ (rs)	MEM[rs+imm ¹⁶] = rt	0x2b	rs⁵	rt ⁵	imm ¹⁶		