Introduction

ICS 233

Computer Architecture and Assembly Language Dr. Aiman El-Maleh

College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals [Adapted from slides of Dr. M. Mudawar, ICS 233, KFUPM]

Outline

- ✤ Welcome to ICS 233
- High-Level, Assembly-, and Machine-Languages
- Components of a Computer System
- Chip Manufacturing Process
- Technology Improvements
- Programmer's View of a Computer System

Welcome to ICS 233

- Instructor: Dr. Aiman H. El-Maleh
- ✤ Office: Building 22, Room 318
- ✤ Office Phone: 2811
- ✤ Office Hours: SUMT 1:00–2:00 PM

✤ Email:

♦ <u>aimane@kfupm.edu.sa</u>

Which Textbooks will be Used?

- Computer Organization & Design: The Hardware/Software Interface
 - ♦ Third Edition
 - ♦ David Patterson and John Hennessy
 - ♦ Morgan Kaufmann Publishers, 2005
- MIPS Assembly Language Programming
 - ♦ Robert Britton
 - ♦ Pearson Prentice Hall, 2004
 - ♦ Supplement for Lab
- Read the textbooks in addition to slides



Course Objectives

✤ Towards the end of this course, you should be able to …

- $\diamond\,$ Describe the instruction set architecture of a MIPS processor
- ♦ Analyze, write, and test MIPS assembly language programs
- ♦ Describe organization/operation of integer & floating-point units
- ♦ Design the datapath and control of a single-cycle CPU
- ♦ Design the datapath/control of a pipelined CPU & handle hazards
- ♦ Describe the organization/operation of memory and caches
- ♦ Analyze the performance of processors and caches

Course Learning Outcomes

- Ability to analyze, write, and test MIPS assembly language programs.
- Ability to describe the organization and operation of integer and floating-point arithmetic units.
- Ability to apply knowledge of mathematics in CPU performance analysis and in speedup computation.
- Ability to design the datapath and control unit of a processor.
- Ability to use simulator tools in the analysis of assembly language programs and in CPU design.

Required Background

- The student should already be able to program confidently in at least one high-level programming language, such as Java or C.
- ✤ Prerequisite
 - ♦ COE 202: Fundamentals of computer engineering
 - ♦ ICS 201: Introduction to computing
- Only students with computer science or software engineering major should be registered in this course.

Grading Policy

*	Discussions & Reflections	5%	
*	Programming Assignments	10%	
*	Quizzes	10%	
*	Exam I	15%	(Th., Nov. 13, 1:00 PM)
*	Exam II	15%	(Th., Jan. 8, 1:00 PM)
*	Laboratory	15%	
*	Project	10%	
*	Final	20%	

- \diamond Attendance will be taken regularly.
- Excuses for officially authorized absences must be presented no later than one week following resumption of class attendance.
- Late assignments will be accepted (upto 3 days) but you will be penalized 10% per each late day.
- \diamond A student caught cheating in any of the assignments will get 0 out of 10%.
- \diamond No makeup will be made for missing Quizzes or Exams.

Introduction

Introduction to computer architecture, assembly and machine languages, components of a computer system, memory hierarchy, instruction execution cycle, chip manufacturing process, technology trends, programmer's view of a computer system.

Review of Data Representation

Binary and hexadecimal numbers, signed integers, binary and hexadecimal addition and subtraction, carry and overflow, characters and ASCII table.

Instruction Set Architecture

Instruction set design, RISC design principles, MIPS instructions and formats, registers, arithmetic instructions, bit manipulation, load and store instructions, byte ordering, jump and conditional branch instructions, addressing modes, pseudo instructions.

MIPS Assembly Language Programming

Assembly language tools, program template, directives, text, data, and stack segments, defining data, arrays, and strings, array indexing and traversal, translating expressions, if else statements, loops, indirect jump and jump table, console input and output.

Procedures and the Runtime Stack

Runtime stack and its applications, defining a procedure, procedure calls and return address, nested procedure calls, passing arguments in registers and on the stack, stack frames, value and reference parameters, saving and restoring registers, local variables on the stack.

✤ Interrupts

Software exceptions, syscall instruction, hardware interrupts, interrupt processing and handler, MIPS coprocessor 0.

Integer Arithmetic and ALU design

Hardware adders, barrel shifter, multifunction ALU design, integer multiplication, shift add multiplication hardware, Shift-subtract division algorithm and hardware, MIPS integer multiply and divide instructions, HI and LO registers.

Floating-point arithmetic

Floating-point representation, IEEE 754 standard, FP addition and multiplication, rounding, MIPS floating-point coprocessor and instructions.

✤ CPU Performance

CPU performance and metrics, CPI and performance equation, MIPS, Amdahl's law.

Single-Cycle Datapath and Control Design

Designing a processor, register transfer, datapath components, register file design, clocking methodology, control signals, implementing the control unit, estimating longest delay.

Pipelined Datapath and Control

Pipelining concepts, timing and performance, 5-stage MIPS pipeline, pipelined datapath and control, pipeline hazards, data hazards and forwarding, control hazards, branch prediction.

Memory System Design

Memory hierarchy, SRAM, DRAM, pipelined and interleaved memory, cache memory and locality of reference, cache memory organization, write policy, write buffer, cache replacement, cache performance, two-level cache memory.

Software Tools

MIPS Simulators

- ♦ MARS: MIPS Assembly and Runtime Simulator
 - Runs MIPS-32 assembly language programs
 - Website: <u>http://courses.missouristate.edu/KenVollmar/MARS/</u>
- \diamond PCSPIM
 - Also Runs MIPS-32 assembly language programs
 - Website: <u>http://www.cs.wisc.edu/~larus/spim.html</u>
- CPU Design and Simulation Tool
 - \diamond Logisim
 - Educational tool for designing and simulating CPUs
 - Website: <u>http://ozark.hendrix.edu/~burch/logisim/</u>

What is "Computer Architecture"?

Computer Architecture =

Instruction Set Architecture + Computer Organization

Instruction Set Architecture (ISA)

WHAT the computer does (logical view)

Computer Organization

♦ HOW the ISA is implemented (physical view)

We will study both in this course

Next...

- ✤ Welcome to ICS 233
- High-Level, Assembly-, and Machine-Languages
- Components of a Computer System
- Chip Manufacturing Process
- Technology Improvements
- Programmer's View of a Computer System

Some Important Questions to Ask

- What is Assembly Language?
- What is Machine Language?
- How is Assembly related to a high-level language?
- Why Learn Assembly Language?
- What is an Assembler, Linker, and Debugger?

A Hierarchy of Languages



Assembly and Machine Language

Machine language

- ♦ Native to a processor: executed directly by hardware
- $\diamond\,$ Instructions consist of binary code: 1s and 0s

Assembly language

- ♦ Slightly higher-level language
- ♦ Readability of instructions is better than machine language
- ♦ One-to-one correspondence with machine language instructions
- Assemblers translate assembly to machine code
- Compilers translate high-level programs to machine code
 - \diamond Either directly, or
 - ♦ Indirectly via an assembler

Compiler and Assembler



Instructions and Machine Language

- Each command of a program is called an instruction (it instructs the computer what to do).
- Computers only deal with binary data, hence the instructions must be in binary format (0s and 1s).
- The set of all instructions (in binary form) makes up the computer's machine language. This is also referred to as the instruction set.

Instruction Fields

- Machine language instructions usually are made up of several fields. Each field specifies different information for the computer. The major two fields are:
- Opcode field which stands for operation code and it specifies the particular operation that is to be performed.

 \diamond Each operation has its unique opcode.

- Operands fields which specify where to get the source and destination operands for the operation specified by the opcode.
 - ♦ The source/destination of operands can be a constant, the memory or one of the general-purpose registers.

Translating Languages



slide 22

Advantages of High-Level Languages

Program development is faster

- \diamond High-level statements: fewer instructions to code
- Program maintenance is easier
 - $\diamond\,$ For the same above reasons
- Programs are portable
 - ♦ Contain few machine-dependent details
 - Can be used with little or no modifications on different machines
 - ♦ Compiler translates to the target machine language
 - ♦ However, Assembly language programs are not portable

Why Learn Assembly Language?

- ✤ Many reasons:
 - ♦ Accessibility to system hardware
 - \diamond Space and time efficiency
 - \diamond Writing a compiler for a high-level language
- Accessibility to system hardware
 - ♦ Assembly Language is useful for implementing system software
 - ♦ Also useful for small embedded system applications
- Space and Time efficiency
 - ♦ Understanding sources of program inefficiency
 - ♦ Tuning program performance
 - ♦ Writing compact code

Assembly vs. High-Level Languages

Some representative types of applications:

Type of Application	High-Level Languages	Assembly Language		
Business application soft- ware, written for single platform, medium to large size.	Formal structures make it easy to organize and maintain large sec- tions of code.	Minimal formal structure, so one must be imposed by program- mers who have varying levels of experience. This leads to difficul- ties maintaining existing code.		
Hardware device driver.	Language may not provide for direct hardware access. Even if it does, awkward coding techniques must often be used, resulting in maintenance difficulties.	Hardware access is straightfor- ward and simple. Easy to main- tain when programs are short and well documented.		
Business application written for multiple platforms (dif- ferent operating systems).	Usually very portable. The source code can be recompiled on each target operating system with mini- mal changes.	Must be recoded separately for each platform, often using an assembler with a different syn- tax. Difficult to maintain.		
Embedded systems and computer games requiring direct hardware access.	Produces too much executable code, and may not run efficiently.	Ideal, because the executable code is small and runs quickly.		

Assembly Language Programming Tools

Editor

♦ Allows you to create and edit assembly language source files

Assembler

- ♦ Converts assembly language programs into object files
- ♦ Object files contain the machine instructions
- Linker
 - ♦ Combines object files created by the assembler with link libraries
 - ♦ Produces a single executable program

Debugger

- \diamond Allows you to trace the execution of a program
- ♦ Allows you to view machine instructions, memory, and registers

Assemble and Link Process



A project may consist of multiple source files

Assembler translates each source file separately into an object file Linker links all object files together with link libraries

MARS Assembler and Simulator Tool

💽 C: \Documents and Settings\Muhamed Mudawar\My Documents\ICS 233\Tools\MARS\Fibonacci.asm - MARS 3.2.1 🛛 📃 🗖 🔀										
<u>File E</u> dit <u>R</u> un <u>S</u> ettings <u>T</u> ools <u>H</u> elp										
Edit Execute		Regist	ers Cop	roc 1 Coproc 0						
1 # Compute first twelve Fibonacci numbers and put in array, then print		Name	Number	Value						
2 .data		\$zero	0	0x00000000 🔺						
3 fibs: .word 0 : 12 # "array" of 12 words to contain fib values		\$at	1	0x00000000						
4 size: .word 12 # size of "array"		\$v0	2	0x00000000						
5 .text		\$v1	3	0x00000000						
6 la \$t0, fibs # load address of array		\$aU ©_1	4	0x00000000						
7 la \$t5, size # load address of size variable		\$a1 ©-0	5	0x00000000						
8 lw \$t5, O(\$t5) # load array size		ta∠ ¢a2	5	0x0000000						
9 li \$t2, l # l is first and second Fib. number		383 ##0	/	0x00000000						
10 add.d \$f0, \$f2, \$f4		φιυ <u> </u> <u> </u>	0	0x00000000						
11 sw \$t2, 0(\$t0) # F[0] = 1		φι \$t2	10	0×00000000						
12 sw $$t2, 4($t0)$ # $F[1] = F[0] = 1$		φι2 \$t3	11	0x00000000						
13 addi \$tl, \$t5, -2 # Counter for loop, will execute (size-2) times		\$t4	12	0x00000000						
14 loop: 1w \$t3, 0(\$t0) # Get value from array F[n]		\$t5	13	0x00000000						
15 lw $\$t4$, $4(\$t0)$ # Get value from array $F[n+1]$		\$t6	14	0x00000000						
16 add ± 12 , ± 13 , ± 14 # ± 12 = F[n] + F[n+1]	-	\$t7	15	0x00000000						
▲		\$s0	16	0x00000000						
Line: 1 Column: 1 🔽 Show Line Numbers		\$s1	17	0x00000000						
		\$s2	18	0x00000000						
			19	0x00000000						
India messages Tuin ito			20	0x00000000						
		\$s5	21	0x00000000						
Clear			22	0x00000000						
			23	0x00000000 💌						

Next...

- ✤ Welcome to ICS 233
- High-Level, Assembly-, and Machine-Languages
- Components of a Computer System
- Chip Manufacturing Process
- Technology Improvements
- Programmer's View of a Computer System

Components of a Computer System



- Bus: Interconnects processor to memory and I/O
- Network: newly added component for communication

Input Devices



Output Devices



Memory

- Ordered sequence of bytes
 - $\diamond\,$ The sequence number is called the memory address
- Byte addressable memory
 - ♦ Each byte has a unique address
 - ♦ Supported by almost all processors
- Physical address space
 - \diamond Determined by the address bus width
 - ♦ Pentium has a 32-bit address bus
 - Physical address space = 4GB = 2³² bytes
 - ♦ Itanium with a 64-bit address bus can support
 - Up to 2⁶⁴ bytes of physical address space

Address Space



Address, Data, and Control Bus

✤ Address Bus

♦ Memory address is put on address bus

 \diamond If memory address = *a* bits then 2^{*a*} locations are addressed

Data Bus: bi-directional bus

 \diamond Data can be transferred in both directions on the data bus

Control Bus

- Signals control transfer of data
- ♦ Read request
- ♦ Write request
- ♦ Done transfer



Memory Devices

- Volatile Memory Devices
 - \diamond Data is lost when device is powered off
 - RAM = Random Access Memory
 - ♦ DRAM = Dynamic RAM
 - 1-Transistor cell + trench capacitor
 - Dense but slow, must be refreshed
 - Typical choice for main memory
 - ♦ SRAM: Static RAM
 - 6-Transistor cell, faster but less dense than DRAM
 - Typical choice for cache memory
- Non-Volatile Memory Devices
 - ♦ Stores information permanently
 - ROM = Read Only Memory
 - $\diamond~$ Used to store the information required to startup the computer
 - ♦ Many types: ROM, EPROM, EEPROM, and FLASH
 - ♦ FLASH memory can be erased electrically in blocks





Magnetic Disk Storage



Arm provides read/write heads for all surfaces The disk heads are connected together and move in conjunction A Magnetic disk consists of a collection of platters Provides a number of recording surfaces



Magnetic Disk Storage



Seek Time: head movement to the

desired track (milliseconds)

Transfer Time: to transfer data

Disk Access Time = Seek Time + Rotation Latency + **Transfer Time**



Introduction

Example on Disk Access Time

Given a magnetic disk with the following properties

♦ Rotation speed = 7200 RPM (rotations per minute)

♦ Average seek = 8 ms, Sector = 512 bytes, Track = 200 sectors

✤ Calculate

♦ Time of one rotation (in milliseconds)

♦ Average time to access a block of 32 consecutive sectors

Answer

 \diamond Rotations per second = 7200/60 = 120 RPS

♦ Rotation time in milliseconds = 1000/120 = 8.33 ms

 \diamond Average rotational latency = time of half rotation = 4.17 ms

 \diamond Time to transfer 32 sectors = (32/200) * 8.33 = 1.33 ms

 \Rightarrow Average access time = 8 + 4.17 + 1.33 = 13.5 ms

Processor-Memory Performance Gap



✤ 1980 – No cache in microprocessor

✤ 1995 – Two-level cache on microprocessor

The Need for a Memory Hierarchy

- Widening speed gap between CPU and main memory
 - \diamond Processor operation takes less than 1 ns
 - \diamond Main memory requires more than 50 ns to access
- Each instruction involves at least one memory access
 - \diamond One memory access to fetch the instruction
 - ♦ A second memory access for load and store instructions
- Memory bandwidth limits the instruction execution rate
- Cache memory can help bridge the CPU-memory gap
- Cache memory is small in size but fast

Typical Memory Hierarchy

Registers are at the top of the hierarchy

- ♦ Typical size < 1 KB</p>
- ♦ Access time < 0.5 ns</p>
- ✤ Level 1 Cache (8 64 KB)
 - ♦ Access time: 0.5 1 ns
- ✤ L2 Cache (512KB 8MB)
 - ♦ Access time: 2 10 ns
- ✤ Main Memory (1 2 GB)
 - \diamond Access time: 50 70 ns
- Disk Storage (> 200 GB)
 - ♦ Access time: milliseconds



Processor

Datapath: part of a processor that executes instructions

Control: generates control signals for each instruction



Datapath Components

- Program Counter (PC)
 - ♦ Contains address of instruction to be fetched
 - ♦ Next Program Counter: computes address of next instruction
- Instruction Register (IR)
 - \diamond Stores the fetched instruction
- Instruction and Data Caches
 - ♦ Small and fast memory containing most recent instructions/data
- ✤ Register File
 - ♦ General-purpose registers used for intermediate computations
- ✤ ALU = Arithmetic and Logic Unit
 - ♦ Executes arithmetic and logic instructions
- Buses
 - \diamond Used to wire and interconnect the various components

Fetch - Execute Cycle



Next...

- ✤ Welcome to ICS 233
- Assembly-, Machine-, and High-Level Languages
- Components of a Computer System
- Chip Manufacturing Process
- Technology Improvements
- Programmer's View of a Computer System

Chip Manufacturing Process



slide 47

Wafer of Pentium 4 Processors

- ✤ 8 inches (20 cm) in diameter
- Die area is 250 mm²
 - ♦ About 16 mm per side
- ✤ 55 million transistors per die
 - ♦ 0.18 µm technology
 - ♦ Size of smallest transistor
 - ♦ Improved technology uses
 - 0.13 µm and 0.09 µm
- Dies per wafer = 169
 - \diamond When yield = 100%
 - \diamond Number is reduced after testing
 - \diamond Rounded dies at boundary are useless



Effect of Die Size on Yield



Dramatic decrease in yield with larger dies



Inside the Pentium 4 Processor Chip





Next...

- ✤ Welcome to ICS 233
- Assembly-, Machine-, and High-Level Languages
- Components of a Computer System
- Chip Manufacturing Process
- Technology Improvements
- Programmer's View of a Computer System

Technology Improvements

 \clubsuit Vacuum tube \rightarrow transistor \rightarrow IC \rightarrow VLSI

Processor

♦ Transistor count: about 30% to 40% per year

✤ Memory

- ♦ DRAM capacity: about 60% per year (4x every 3 yrs)
- ♦ Cost per bit: decreases about 25% per year

Disk

- ♦ Capacity: about 60% per year
- Opportunities for new applications
- Better organizations and designs

Growth of Capacity per DRAM Chip

DRAM capacity quadrupled almost every 3 years

 \diamond 60% increase per year, for 20 years



Workstation Performance



Microprocessor Sales (1998 - 2002)

- ARM processor sales exceeded Intel IA-32 processors, which came second
- ARM processors are used mostly in cellular phones
- Most processors today are embedded in cell phones, video games, digital TVs, PDAs, and a variety of consumer devices



Microprocessor Sales - cont'd



Next...

- ✤ Welcome to ICS 233
- Assembly-, Machine-, and High-Level Languages
- Components of a Computer System
- Chip Manufacturing Process
- Technology Improvements
- Programmer's View of a Computer System

Programmer's View of a Computer System



Programmer's View - 2

- Application Programs (Level 5)
 - ♦ Written in high-level programming languages
 - ♦ Such as Java, C++, Pascal, Visual Basic . . .
 - ♦ Programs compile into assembly language level (Level 4)
- Assembly Language (Level 4)
 - \diamond Instruction mnemonics are used
 - ♦ Have one-to-one correspondence to machine language
 - \diamond Calls functions written at the operating system level (Level 3)
 - ♦ Programs are translated into machine language (Level 2)
- Operating System (Level 3)
 - \diamond Provides services to level 4 and 5 programs
 - ♦ Translated to run at the machine instruction level (Level 2)

Programmer's View - 3

- Instruction Set Architecture (Level 2)
 - ♦ Interface between software and hardware
 - ♦ Specifies how a processor functions
 - ♦ Machine instructions, registers, and memory are exposed
 - ♦ Machine language is executed by Level 1 (microarchitecture)
- Microarchitecture (Level 1)
 - ♦ Controls the execution of machine instructions (Level 2)
 - ♦ Implemented by digital logic
- Physical Design (Level 0)
 - ♦ Implements the microarchitecture
 - ♦ Physical layout of circuits on a chip

Course Roadmap

- Instruction set architecture (Chapter 2)
- MIPS Assembly Language Programming (Chapter 2)
- Computer arithmetic (Chapter 3)
- Performance issues (Chapter 4)
- Constructing a processor (Chapter 5)
- Pipelining to improve performance (Chapter 6)
- Memory and caches (Chapter 7)

Key to obtain a good grade: read the textbook!