### **EE200 DIGITAL LOGIC CIRCUIT DESIGN**


The material covered in this class will be as follows:

- ⇒ Half adder.
- ⇒ Full adder.
- ⇒ 4-bit binary adder.
- ⇒ 4-bit binary adder/subtractor.
- ⇒ Carry propagation and the look ahead carry circuit.

### Half Adder

Design a logic circuit to add two bits and produce a sum bit and a carry bit. Two inputs and two outputs are needed. Let us call the inputs x and y, and the outputs S and C.


	,	V	S	С	$S = x \oplus y = x'y + xy' = (x'y' + xy)$
			0		= (x+y)(x'+y')
			1		C = xy = (x' + y')'
1		0	1	0	$\therefore S = (C + x'y')'$
1		1	0	1	



### Full-Adder

Design a logic circuit that adds two bits and a carry in bit and produce a sum bit and a carry out bit. Three inputs and two outputs are needed. Let us call the inputs x y and z, and the outputs S and C.

x	y	z	S	C		
0	0	0	0	0	$S = \sum (1,2,4,7)$	$C = \sum (3,5,6,7)$
0	0	1	1	0	$S = \angle (1,2,7,1)$	C = Z(3,3,0,7)
0	1	0	1	0	= x'y'z + x'yz' + xy'z' + xyz	= xy + xz + yz
0	1	1	0	1	(-1-1-1	
1	0	0	1	0	= (x'y'+xy)z + (x;y+xy')z'	= x'yz + xy'z + xy
1	0	1	0	1	$= (x \oplus y)'z + (x \oplus y)z'$	= (x'y + xy')z + xy
1	1	0	0	1		
1	1	1	1	1	$=(x\oplus y)\oplus z$	$=(x\oplus y)z+xy$




# 4-Bit Binary Adder


To add two 4-bit binary number, we proceed as shown in the table. The table shows the role of carry-in and carry-out.

0	1	1	0	Ci
1	0	1	1	Ai
0	0	1	1	Bi
1	1	1	0	Si
0	0	1	1	$C_{i+1}$

4-bit binary parallel adder can be implemented in integrated circuit form by cascading 4 full adders shown as below. The disadvantage of this adder is the possible slowing down of the addition due to the carry propagation time.



The 4-bit parallel adder can be modified to work as 4-bit parallel adder/subtractor including 4 exclusive-OR gates to provide the 1's complement of B and adding 1 from the M input make it the 2's to complement.




## Carry Propagation and the look-ahead carry circuit

The carry propagate (Pi) and carry generate (Gi) variables are shown on the full adder logic circuit. The carries C1, C2, and C3 can be expressed in SOP form as functions of C0 and the different (Pi) and (Gi) as follows:

$$P_i = A_i \oplus B_i \qquad G_i = A_i B_i$$

$$S_i = P_i \oplus C_i$$
  $C_{i+1} = G_i + P_i C_i$ 



### Therefore:


$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_{10}) = G_1 + P_1 G_0 + P_1 P_0 C_0$$

## Similarly:

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

The logic diagram of the look-ahead generator is implemented in a two level form as shown in the following logic circuit.



A \_\_\_\_\_

The 4-Bit adder with the carry look-ahead circuit is implemented as shown in the following circuit.

