

## EE200 DIGITAL LOGIC CIRCUIT DESIGN

The material covered in this class will be as follows:


- ⇒ Half adder.
- ⇒ Full adder.
- ⇒ 4-bit binary adder.
- ⇒ 4-bit binary adder/subtractor.
- ⇒ Carry propagation and the look ahead carry circuit.

### Half Adder

Design a logic circuit to add two bits and produce a sum bit and a carry bit. Two inputs and two outputs are needed. Let us call the inputs  $x$  and  $y$ , and the outputs  $S$  and  $C$ .

$x$	$y$	$S$	$C$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\begin{aligned}
 S &= x \oplus y = x'y + xy' = (x'y' + xy)' \\
 &= (x + y)(x' + y') \\
 C &= xy = (x' + y')' \\
 \therefore S &= (C + x'y')'
 \end{aligned}$$



## Full-Adder

Design a logic circuit that adds two bits and a carry in bit and produce a sum bit and a carry out bit. Three inputs and two outputs are needed. Let us call the inputs  $x$ ,  $y$  and  $z$ , and the outputs  $S$  and  $C$ .

$x$	$y$	$z$	$S$	$C$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \Sigma(1,2,4,7)$$

$$= x' y' z + x' y z' + x y' z' + x y z$$

$$= (x' y' + x y) z + (x' y + x y') z'$$

$$= (x \oplus y)' z + (x \oplus y) z'$$

$$= (x \oplus y) \oplus z$$


$$C = \Sigma(3,5,6,7)$$

$$= x y + x z + y z$$

$$= x' y z + x y' z + x y$$

$$= (x' y + x y') z + x y$$

$$= (x \oplus y) z + x y$$




## 4-Bit Binary Adder


To add two 4-bit binary number, we proceed as shown in the table. The table shows the role of carry-in and carry-out.

0	1	1	0	$C_i$
1	0	1	1	$A_i$
0	0	1	1	$B_i$
1	1	1	0	$S_i$
0	0	1	1	$C_{i+1}$

4-bit binary parallel adder can be implemented in integrated circuit form by cascading 4 full adders as shown below. The disadvantage of this adder is the possible slowing down of the addition due to the carry propagation time.



The 4-bit parallel adder can be modified to work as 4-bit parallel adder/subtractor by including 4 exclusive-OR gates to provide the 1's complement of B and adding 1 from the M input to make it the 2's complement.



## Carry Propagation and the look-ahead carry circuit

The carry propagate (P<sub>i</sub>) and carry generate (G<sub>i</sub>) variables are shown on the full adder logic circuit. The carries C<sub>1</sub>, C<sub>2</sub>, and C<sub>3</sub> can be expressed in SOP form as functions of C<sub>0</sub> and the different (P<sub>i</sub>) and (G<sub>i</sub>) as follows:

$$P_i = A_i \oplus B_i, \quad G_i = A_i B_i$$

$$S_i = P_i \oplus C_i, \quad C_{i+1} = G_i + P_i C_i$$


Therefore:

$$C_1 = G_0 + P_0 C_0$$


$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$$

Similarly:

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$



The logic diagram of the look-ahead generator is implemented in a two level form as shown in the following logic circuit.



The 4-Bit adder with the carry look-ahead circuit is implemented as shown in the following circuit.

