# Performance analysis for a new CDMA long code fast computing method 

Jiaming He, Xingbin Zeng, Bensong Xu<br>Institute of Communication Technologies<br>Ningbo University, 315211, P.R.China<br>jmhe@mail.nbptt.zj.cn


#### Abstract

In this article, we present a new CDMA long code fast computing method. Simulation and analysis shows that, compared with MSRG configuration, the new method requires no more hardware RAM, and it can turn the vast long code generating operation to no more than $42 \times 42$ times long code generating operation and 42 times $42 \times 42$ matrix mode 2 multiplication operations. So, the new method greatly accelerates the CDMA long code generating speed, and improves the system performance.


Key Words: long code state, fast computing

## I. Introduction

Long code is very important in a CDMA communication system. For the forward link, long code is used for scrambling; for the reverse link, it is used for spreading, and uniquely identifies a mobile station. In CDMA system, long code is a PN sequence with period $2^{42}-1$, and it is easy to obtain the current chip number. The difficulty lies in that, if we compute the current long code by the long code generator, the number of operations will increase greatly with the chip number.

## II. Principles

The long code characteristic polynomial in IS-95 standard is as follows [1]:
$f(x)=1+x^{7}+x^{9}+x^{11}+x^{15}+x^{16}+x^{17}+x^{20}+x^{21}+x^{23}+x^{24}+x^{25}+x^{26}+x^{32}+x^{35}$ $+x^{36}+x^{37}+x^{39}+x^{40}+x^{41}+x^{42}$

## A. Long Code Generation Steps

The following four steps are needed to generate long code:

1) Compute the time period between current time and the starting time of GPS;
2) Compute the corresponding chip number of current time;
3) Through the chip number, deduce the current long code state;
4) Driven by the system time clock, the long code generator generates long code.

In this article, we focus in step 3: with known chip offset number $n$, we present a new fast long code computing method. All the addition and multiplication operations are mode 2 operations.

## B. Current Long Code Computing Methods

Denote $\mathbf{S}(n)=\left[\begin{array}{llll}\mathrm{s}_{41}(n) & \mathrm{s}_{40}(n) & \ldots & \mathrm{s}_{0}(n)\end{array}\right]^{\mathrm{T}}$ as the long code generator state at chip offset $n, \mathbf{A}$ as the $42 \times 42$ transform matrix, $\mathbf{Y}(n)=\left[\begin{array}{llll}y(n+41) & y(n+40) & \ldots & y(n)\end{array}\right]^{\mathrm{T}}$ as a $42 \times 1$ vector formed by 42 concecutive long code generator output, C as the mask of $1 \times 42$ vector.

According to the long code generate polynomial, the state equation is:

$$
\mathbf{S}(n)=\mathbf{A} \mathbf{S}(n-1)
$$

The output of long code generator is:

$$
y(n)=\operatorname{cs}(n+1)
$$

## B.1. Classical Methods

For MSRG Configuration[2]:

$$
\mathbf{A}=\left[\begin{array}{llllll}
a_{41} & 1 & 0 & \cdots & 0 & 0 \\
a_{40} & 0 & 1 & \cdots & 0 & 0 \\
\vdots & \vdots & \vdots & \ddots & \vdots & \vdots \\
1 & 0 & 0 & \cdots & 0 & 0
\end{array}\right]
$$

For SSRG Configuration [2]:

$$
\mathbf{A}=\left[\begin{array}{llllll}
0 & 1 & 0 & \cdots & 0 & 0 \\
0 & 0 & 1 & \cdots & 0 & 0 \\
\vdots & \vdots & \vdots & \ddots & \vdots & \vdots \\
1 & a_{41} & a_{40} & \cdots & a_{2} & a_{1}
\end{array}\right]
$$

## B.2. Fast Computing Method [3]

From the state equation, we get

$$
\mathbf{Y}(n)=\left[\begin{array}{c}
y(n+41) \\
\vdots \\
y(n+1) \\
y(n)
\end{array}\right]=\left[\begin{array}{c}
\mathbf{C A}^{41} \\
\vdots \\
\mathbf{C A} \\
\mathbf{C}
\end{array}\right] \mathbf{S}(n)=\mathbf{F S}(n)
$$

where $\mathbf{F}=\left[\begin{array}{llll}\mathbf{C A}^{41} & \ldots & \mathbf{C A} & \mathbf{C}\end{array}\right]^{\mathrm{T}}$ ( $\mathbf{C A}^{i}$ means mode 2 multiplication).
Choose an appropriate $\mathbf{C}$ to make matrix $\mathbf{F}$ invertible, and denote the inverse matrix as $\mathbf{G}$, then $\mathbf{G F S}(n)=\mathbf{G Y}(n)$, where $\mathbf{G F}=\mathbf{I}$ (mode 2 ). So $\mathbf{S}(n)=\mathbf{G Y}(n)$, which means, by consecutive 42 long code generator output $\mathbf{Y}$, we can get the long code generator state $\mathbf{S}(n)$.
Since $\mathbf{S}(n)=\mathbf{A} \mathbf{S}(n-1)=\left(\mathbf{A}^{n} \bmod 2\right) \mathbf{S}(0)$, if we turn $n$ into binary, $n=\sum_{i=0}^{41} n_{i} \times 2^{i}$, where $n_{i}=0$ or 1 , then $\mathbf{A}^{n}=\prod_{i=0}^{41}\left(\mathbf{A}^{2^{i}}\right)^{n_{i}}$.
Denote $\mathbf{s}_{0}(n)=\mathbf{A}^{n_{0}} \mathbf{S}(0), \quad \mathbf{s}_{i}(n)=\left(\mathbf{A}^{2^{i}}\right)^{n_{i}} \mathbf{S}_{i-1}(0), i=0, \cdots$, 41 , then $\mathbf{S}(n)=\mathbf{s}_{41}(n)$.
Suppose we take $\mathbf{C}_{0} \mathbf{A}^{2^{i}}$ as the long code mask and $\mathbf{S}_{i-1}(n)$ as the long code generator state, where $\mathbf{C}_{0}$ is the initial mask. Then the consecutive 42 output of the long code generator will be:
$\mathbf{Y}_{i}=\left[\begin{array}{c}\mathbf{C} \\ \mathbf{C A} \\ \vdots \\ \mathbf{C A} \mathbf{A}^{41}\end{array}\right] \times \mathbf{s}_{i-1}(n)=\left[\begin{array}{c}\mathbf{C}_{0} \\ \mathbf{C}_{0} \mathbf{A} \\ \vdots \\ \mathbf{C}_{0} \mathbf{A}^{41}\end{array}\right] \times \mathbf{A}^{2^{i}} \mathbf{s}_{i-1}(n)$ $=\left[\begin{array}{c}\mathbf{C}_{0} \\ \mathbf{C}_{0} \mathbf{A} \\ \vdots \\ \mathbf{C}_{0} \mathbf{A}^{41}\end{array}\right] \mathbf{s}_{i}(n)=\mathbf{F}_{0} \mathbf{s}_{i}(n)$
where $\mathbf{A}=\left[\begin{array}{cccccc}0 & 0 & \cdots & 0 & 0 & 1 \\ 1 & 0 & \cdots & 0 & 0 & a_{1} \\ \vdots & \vdots & \ddots & \vdots & \vdots & \vdots \\ 0 & 0 & \cdots & 1 & 0 & a_{40} \\ 0 & 0 & \cdots & 0 & 1 & a_{41}\end{array}\right], \mathbf{C}_{0}=\left[\begin{array}{lllll}0 & 0 & \cdots & 0 & 1\end{array}\right]$, then $\mathbf{s}_{i}(n)=\mathbf{G}_{0} \mathbf{Y}_{i}$.

So, if we store $\mathbf{G}_{0}$ and $\mathbf{C}_{0} \mathbf{A}^{\mathbf{2}^{i}}, i=0 \cdots 41$, knowing $n$, we can compute $\mathbf{S}(n)$ by deduction, and the output of long code generator $y(n)$ can be given by $y(n)=\boldsymbol{C S}(n)$.

## III. Simulation Models

## A. Method one: Deduction method

Due to the $42 \times 42$ characteristic matrix $\mathbf{A}$, the long code initial state $\mathbf{S}(0)$, and the long code chip offset $n$, we have:

$$
\begin{aligned}
& \mathbf{S}(1)=\mathbf{A} \mathbf{S}(0) \\
& \mathbf{S}(2)=\mathbf{A} \mathbf{S}(1)=\mathbf{A}^{2} \mathbf{S}(0) \\
& \ldots \\
& \mathbf{S}(n)=\mathbf{A}^{\mathrm{n}} \mathbf{S}(0)
\end{aligned}
$$

To get $\mathbf{S}(n)$, we need $n$ times $42 \times 42$ matrix mode 2 multiplication with a $42 \times 1$ vector, the number of operation is as follows:
Mode 2 multiplication: $\mathrm{M}_{1}=42 \times 42 \times n=1764 n$;
Mode 2 addition: $\mathrm{A}_{1}=42 \times 41 \times n=1722 n$.

## B. Method two: $\mathrm{x}^{\mathrm{k}}$ mode $f(x)$ [2]

According to MSRG configuration, the output sequence satisfies $\frac{\mathbf{g}(x)}{f(x)}=\frac{\mathbf{s}^{*}(x)}{f(x)}$, where $\mathbf{S}^{*}(x)$ is the conjugate polynomial for $\mathbf{S}(x)$. To get the current long code state $\mathbf{S}(x)$, we should do as follows:

$$
\begin{aligned}
& \mathbf{g}(x)=x^{k} \bmod f(x) \\
& \mathbf{S}(x)=\mathbf{g}^{*}(x)
\end{aligned}
$$

$k$ is the current chip offset, that means, $k=n$. So, the operation mainly depends on $x^{k} \bmod f(x)$. If ignoring the optimizing of operator 0 , the number of operation is as follows:
Mode 2 multiplication: $\mathrm{M}_{2}=43 \times n$.

## C. Method three: Fast computing

The fast computing algorithm has been described in section 2.2.2. The computing steps are as follows:

1) Turn chip offset $n$ into binary: $n=\sum_{i=0}^{41} n_{i} \times 2^{i}$, where $n_{i}=0$ or 1 ;
2) $i=0$;
3) If $n_{i}=1$ then jump to step 6 ;
4) $\mathbf{Y}_{i}=\mathbf{F}_{0} \mathbf{S}_{i}(n)$;
5) $\mathbf{S}_{i+1}(n)=\mathbf{G}_{0} \mathbf{Y}_{i}$;
6) $i=i+1$;
7) If $i<42$ then back to step 3 ;
8) $\mathbf{S}(n)=\mathbf{S}_{41}(n)$.

To get $\mathbf{S}(n)$, there will be $42 \times \sum_{i=0}^{41} n_{i}$ times long code generator operation and $\sum_{i=0}^{41} n_{i}$ times vector mode 2 multiplication of $42 \times 42$ matrix with $42 \times 1$ vector. The numbers of operation are:
Mode 2 multiplication:

$$
\mathrm{M}_{3}=[42 \times(42 \times 42+42)+42 \times 42] \times \sum_{i=0}^{41} n_{i}=77616 \sum_{i=0}^{41} n_{i}
$$

Mode 2 addition:

$$
\mathrm{A}_{3}=[42 \times(42 \times 41+41)+42 \times 41] \times \sum_{i=0}^{41} n_{i}=75768 \sum_{i=0}^{41} n_{i}
$$

## IV. Simulation Results and Analysis

As shown in Fig.1, Fig. 2 and Fig.3, the numbers of operation for method one and method two increases linearly with chip offset $n$, the slope for method two is less than that for method one, while the number of operation for method three wavers in a small range, with its local average increases slightly. Specially, when $n=2^{i}(i=0,1, \ldots, 41)$, the number of operation for method three will be the minimum, 77616 for addition and 75768 for multiplication, respectively. As shown in Fig.4, when $n \geq 2^{8}$, the number of operation for method three will be less than that for method one; when $n \geq 3 \times 2^{14}$, the number of operation for method three will be less than that for method two. For all three methods, the number of operation will reach the maximum when $n=2^{42}-1$. Using TMS320C5420, whose speed reaches 200MIPS, the time needed to perform the operation at different $n$ will be as shown in table 4-1.


Fig. 1 Numbers of operation for Addition $\left(1 \leq n \leq 2^{20}\right)$


Fig. 2 Number of operation for Multiplication $\left(1 \leq n \leq 2^{20}\right)$


Fig. 3 Numbers of operation for Addition and Multiplication $\left(1 \leq n \leq 2^{42}\right)$


Fig. 4 Numbers of operation for Addition and Multiplication $\left(10^{2} \leq n \leq 10^{5}\right)$

As chip offset number $n$ lies between 1 and $2^{42}-1$, for method three, the number of mode 2 addition lies between 75768 and 3182256 , mode 2 multiplication lies between 77616 and 3259872. Using TMS320C5420, all the operation can be done between 0.767 ms and 32.21 ms . As a comparison, the time lies between 0.017 ms and 21294 h for method one and 0 to 263 h for method two. Using some other skills, the new method could be optimized further.

TABLE I Numbers of operation and time needed to perform the operations

| Chip Offset $n$ | Computing <br> Method | Number of Addition | Number of Multiplication | Time |
| :---: | :---: | :---: | :---: | :---: |
| $2^{8}-1$ | Method 1 | 439110 | 449820 | 4.445 ms |
|  | Method 2 | NA | 10965 | 0.055 ms |
|  | Method 3 | 606144 | 620928 | 6.136 ms |
| $2^{8}$ | Method 1 | 440832 | 451584 | 4.462 ms |
|  | Method 2 | NA | 11008 | 0.055 ms |
|  | Method 3 | 75768 | 77616 | 0.767 ms |
| $3 \times 2^{14}-1$ | Method 1 | 84638022 | 86702364 | 856.702 ms |
|  | Method 2 | NA | 2113493 | 10.567 ms |
|  | Method 3 | 1136520 | 1164240 | 110503 ms |
| $3 \times 2^{14}$ | Method 1 | 84639744 | 86704128 | 856.719 ms |
|  | Method 2 | NA | 2113536 | 10.567 ms |
|  | Method 3 | 75768 | 77616 | 0.767 ms |
| $2^{42}-1$ | Method 1 | $7.5734 \times 10^{15}$ | $7.7582 \times 10^{15}$ | $\approx 21294 \mathrm{~h}$ |
|  | Method 2 | NA | $1.8912 \times 10^{14}$ | $\approx 263 \mathrm{~h}$ |
|  | Method 3 | 3182256 | 3259872 | 32.21 ms |

## V. Summary and Conclusion

Using the fast computing method, the CDMA long code state can be determined within 4 ms by TMS320C5x DSP chip, and it needs only 1764B to store the $1 \times 42$ binary vector $\mathrm{C}_{0} \mathbf{A}^{\mathbf{2}^{i}}(i=0 \sim 41)$. All this shows that the fast computing method is reliable to engineering applications. This method has been used in the "High Speed CDMA BTS Demo System" made by Institute of Communication Technology, Ningbo University.

## Reference

[1] http://www.3gpp2.org, "3GPP2.S0002-A-1 Version 1.0", Sep.12, 2000.
[2] J.S.Lee, L.E.Miller, CDMA Systems Engineering Handbook, Translated by Xibin Xu, etc., Beijing: People's Post \& Telecommunications Publish House, 2000.11.
[3] Xuequan Xiong, Xiaojun Wang, Jinxiang Li, Xiaoming Chen, Xingbin Zeng, "A fast CDMA long code computing method," Chinese patent number 01132029.X.

Title: Performance Analysis for a New CDMA Long Code Fast Computing Method Version: \#2
Area: WCDMA, CDMA2000, EDGE
Date of Submission: 2002-12-20
Authors: Dr. Jiaming He, Dr. Xingbin Zeng, Bensong Xu
Mail: jmhe@mail.nbptt.zj.cn
Daytime telephone: 0086-574-87908556
Fax: 0086-574-87908161
Contact: Xingbin Zeng, znxb@sina.com

