# Registers and Counters 

## COE 202

Digital Logic Design

Dr. Muhamed Mudawar

King Fahd University of Petroleum and Minerals

## Presentation Outline

* Registers
* Shift Registers and their Applications
* Ripple Counters
* Synchronous Counters


## Register

* A register is a circuit capable of storing data
* An $n$-bit register consists of $n$ Flip-Flops and stores $n$ bits
* Common clock: data is loaded in parallel at the same clock edge
* Common reset: All Flip-Flops are reset in parallel 4-bit


Reset

## Register Load (or Enable)

* Question: How to control the loading of data into a register?
* Solution: Introduce a register Load (or Enable) signal If the register is enabled, load the data into the register Otherwise, do not change the value of the register
* Question: How to implement register Load?



## Register with Parallel Load

* Solution: Add a mux at the $D$ input of the register
$* D_{i}=$ Load $\cdot I_{i}+\overline{\text { Load }} \cdot Q_{i}$
$\star$ If Load is 1 then $D_{i}=I_{i}$
If Load is 0 then $D_{i}=Q_{i}$



## Shift Registers

* A shift register is a cascade of flip flops sharing the same clock
* Allows the data to be shifted from each flip-flop to its neighbor
* The output of a flip-flop is connected to the input of its neighbor
* Shifting can be done in either direction
* All bits are shifted simultaneously at the active edge of the clock


Right Shift Register

## Timing of a Shift Register



| Cycle | SI | Q3 | Q2 | Q1 | QO = SO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| то | 1 | 1 | 0 | 1 | 0 |
| T1 | 0 | 1 | 1 | 0 | 1 |
| T2 | 1 | 0 | 1 | 1 | 0 |
| T3 | 1 | 1 | 0 | 1 | 1 |
| T4 | 0 | 1 | 1 | 0 | 1 |
| T5 | 1 | 0 | 1 | 1 | 0 |
| T6 | 0 | 1 | 0 | 1 | 1 |

## Shift Register with Parallel Output

* The output of a shift register can be serial or parallel
* A Serial-In Parallel-Out (SIPO) shift register is shown below
* All flip-flop outputs can be read in parallel



## Bit Serial Adder

* Adding two $n$-bit numbers $A$ and $B$ serially over $n$ clock cycles
* A bit-serial adder can be implemented using

1. A Full Adder
2. A Flip-Flop to store the carry-out
3. A Shift Register to store the $n$-bit sum
Serial Addition Starts at the
Least-significant bit


## Sequence Detector with a Shift Register

* A sequence detector can be implemented using:

Left Shift Register (SIPO) + AND Gates

* Example: Detecting the sequences 1010 and 1100

Bits are shifted left starting at the most-significant bit


## Parallel-In Serial-Out Shift Register

* A Parallel-In Serial-Out (PISO) Shift Register has:
$\diamond n$ parallel data input lines
$\diamond$ Serial Input
$\diamond$ Serial Output
$\diamond$ Control input s
$\triangleleft$ Clock input
$\diamond$ Reset input
* Two control functions:

$\diamond s=0 \rightarrow$ Shift Data
$\triangleleft s=1 \rightarrow$ Parallel Load $n$ input bits


## Parallel In Serial Out Shift Register

* Two control functions:
$s=0 \rightarrow$ Shift $\quad s=1 \rightarrow$ Load data



## Universal Shift Register

* A Universal Shift Register has the following specification:
$\triangleleft n$ parallel data input and $n$ output lines
$\diamond$ Right-shift and Left-shift Serial Inputs
$\diamond$ Two control input lines $s$
$\diamond$ Clock input
$\diamond$ Reset input
* Four control functions:
$\triangleleft s=00 \rightarrow$ No change in value
$\diamond s=01 \rightarrow$ Shift Right (Right-Shift Serial Input)
$\diamond s=10 \rightarrow$ Shift Left (Left-Shift Serial Input)
Parallel Data Output
$\diamond s=11 \rightarrow$ Parallel Load $n$ input bits


## Universal Shift Register Design



## Counter

* Sequential circuit that goes through a specific sequence of states
* Output of the counter is the count value
* Modulo- $N$ counter: goes through $0,1,2, \ldots,(N-1)$
* Modulo-8 binary counter: goes through 0, 1, 2, ..., 7
* Modulo-10 (BCD) counter: goes through 0, 1, 2, ..., 9
* Counting can be up or down
* Some Applications:
$\triangleleft$ Timers
$\diamond$ Event Counting
$\diamond$ Frequency Division



## Implementing Counters

## Two Basic Approaches:

## 1. Ripple Counters

$\diamond$ The system clock is connected to the clock input of the first flip-flop (LSB)
$\diamond$ Each flip-flop output connects to the clock input of the next flip-flop
$\diamond$ Advantage: simple circuit and low power consumption
$\diamond$ Disadvantage: The counter is not truly synchronous
$\triangleleft$ No common clock to all flip-flops
$\diamond$ Ripple propagation delay as the clock signal propagates to the MSB

## 2. Synchronous Counters

$\diamond$ The system clock is connected to the clock input of ALL flip-flops
$\diamond$ Combinational logic is used to implement the desired state sequence

## Ripple Counter

$* Q_{0}$ toggles at the positive edge of every cycle
$* Q_{1}$ toggles when $Q_{0}$ goes from 1 down to 0
$* Q_{2}$ toggles when $Q_{1}$ goes from 1 down to 0
$\star Q_{3}$ toggles when $Q_{2}$ goes from 1 down to 0

| Q3 | Q2 | Q1 | Q0 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |



## Ripple Counter (cont'd)

| Up Count |  |  |  | Down Count |  |  |  | $Q[3: 0]$ is the Up Count |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $Q_{3}$ | $Q_{2}$ | $Q_{1}$ | $Q_{0}$ | $Q_{3}^{\prime}$ | $Q_{2}^{\prime}$ | $Q_{1}^{\prime}$ | $Q_{0}^{\prime}$ |  |  |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |  |
| 0 | 0 | 0 ) | 1 | 1 | 1 | 1 | 0 ) | $Q^{\prime}[3: 0]$ is the |  |
| 0 | 0 | 1. | 0 | 1 | 1 |  | 1. | Down Count | $2 \quad Q_{2}$ |
| 0 | 0 | 1 0 | 1 | 1 | 1 | 0 1 | $\left.\begin{array}{l} 0 \\ 1 \end{array}\right)$ |  | ${ }_{2} Q_{2}$ |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | How to Count | $Q_{2}^{\prime}$ |
| 0 | 1 | 1. | 0 | 1 | 0 | 0 | 1. | Down? |  |
|  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\left.\begin{array}{l} 1 \\ 0 \end{array}\right)$ | 0 | 1 | 0 | $\left.\begin{array}{l} 0 \\ 1 \end{array}\right)$ | $\left.\begin{array}{l} 0 \\ 1 \end{array}\right)$ | Connect | $D_{1} \quad Q_{1}$ |
| 1 | 0 | 0) | 1 | 0 0 | 1 |  | 0) | Q0 to Clk Q1 | $\rightarrow R \quad Q_{1}^{\prime}$ |
| 1 | 0 |  | 0 | 0 | 1 |  |  | Q1 to Clk Q2 |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 1. | 12 | Q2 to Clk Q3 |  |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | $0)$ |  | $D_{0} \quad Q_{0}$ |
| 1 | 1 | 1. | 0 | 0 | 0 |  | 1. | Cloc | $R \quad Q^{\prime}$ |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Reset | $R^{R} \quad Q_{0}^{\prime} \mathrm{p}$ |

## Timing of a Ripple Counter



* Drawback of ripple counter:

Flip-flops are NOT driven by the same clock (Not Synchronous)
$Q$ delay increases as we go from $Q_{0}$ to $Q_{3}$
Given $\Delta=$ flip-flop delay $\rightarrow$ Delay of $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}=\Delta, 2 \Delta, 3 \Delta, 4 \Delta$

## Synchronous Counter

* Avoid clock rippling
* n-bit Register with a common clock for all flip-flops
* n-bit Incrementer to generate next state (Up-Counter)



## 4-Bit Synchronous Counter with Enable

* An incrementer is a reduced (contracted) form of an adder



## Synchronous Counter (Counting Up)

| Count Up |  |  |  |
| :---: | :---: | :---: | :---: |
| $Q_{3}$ | $Q_{2}$ | $Q_{1}$ | $Q_{0}$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |

## Count Up

* When $Q_{0}=1$

Toggle (Complement) $Q_{1}$

* When $Q_{0}=Q_{1}=1$

Toggle (Complement) $Q_{2}$
$\because$ When $Q_{0}=Q_{1}=Q_{2}=1$
Toggle (Complement) $Q_{3}$

## 4-Bit Synchronous Counter with T Flip-Flops

* Toggle Q1 when c1 = 1, Toggle Q2 when c2 = 1, etc.



## Synchronous Up-Down Counter (T Flip-Flops)

| Count Down |  |  |  |
| :---: | :---: | :---: | :---: |
| $Q_{3}$ | $Q_{2}$ | $Q_{1}$ | $Q_{0}$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 0 | 1 | 0 |  |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 |

## Count Down

* When $Q_{0}=0$

Toggle $Q_{1}$
*When $Q_{0}=Q_{1}=0$
Toggle $Q_{2}$

* When $Q_{0}=Q_{1}=Q_{2}=0$

Toggle $Q_{3}$


## Timing of a Synchronous Counter



* Advantage of Synchronous counter:

ALL Flip-flops are driven by the same clock
Delay of all outputs is identical $\rightarrow$ Delay of $Q_{0}=Q_{1}=Q_{2}=Q_{3}=\Delta$

## Frequency Division

* A counter can be used as a frequency divider
* Counter is driven by a Clock with frequency F
* Output $Q_{0}$ Frequency $=F / 2$, Output $Q_{1}$ Frequency $=F / 4$
* Output $Q_{2}$ Frequency $=F / 8$, Output $\mathbf{Q}_{3}$ Frequency $=$ F/16



## BCD Counter

* Problem: Convert a 4-bit binary counter into a BCD counter
* Solution: When output reaches 9 then reset back to 0
* Asynchronous Reset: Count to 10 and reset immediately



## Building Larger Synchronous Counters

* Smaller counters can be used to build a larger counter
* Example: 12-bit counter designed using three 4-bit counters

Counts from 0 to $4095\left(2^{12}-1\right)$, then back to 0

* The Cout of a 4-bit counter is used to enable the next counter



## Synchronous Counter with Parallel Load

* Ability to load an initial binary number into the counter
$\triangleleft$ Prior to the count operation
* Two control inputs:

২ Load: Initialize counter with input Data
« EN: enables the counting


## Implementing a Counter with Parallel Load



## 3-to-12 Counter

* Convert a 4-bit binary counter with load into 3-to-12 counter

Solution: Detect binary count 12 and then load 3

* Detect 12: Binary count with $Q_{3}=Q_{2}=1$


Synchronous Preset
Load: 0011

## 9-to-99 Counter

Problem: Use two 4-bit binary counters with parallel load and logic gates to build a counter that counts from 9 to $99=$ 'b01100011

Add a synchronous Preset input to initialize the counter to value 9


