

*King Fahd University of Petroleum and Minerals*  
*College of Computer Science and Engineering*  
*Computer Engineering Department*

**COE 202: Digital Logic Design (3-0-3)**

**Term 132 (Spring 2013)**

**Final Exam**

**Monday May 19, 2014**

**8:00 a.m. – 10:30 a.m.**

**Time: 150 minutes, Total Pages: 10**

**Name:** \_\_\_\_\_ **ID:** \_\_\_\_\_ **Section:** \_\_\_\_\_

**Notes:**

- Do not open the exam book until instructed
- Calculators are not allowed (basic, advanced, cell phones, etc.)
- Answer all questions
- All steps must be shown
- Any assumptions made must be clearly stated

<b>Question</b>	<b>Maximum Points</b>	<b>Your Points</b>
<b>1</b>	<b>10</b>	
<b>2</b>	<b>10</b>	
<b>3</b>	<b>11</b>	
<b>4</b>	<b>18</b>	
<b>5</b>	<b>15</b>	
<b>6</b>	<b>6</b>	
<b>Total</b>	<b>70</b>	



**Question 1.****(10 Points)**

Answer the following questions by **filling** the spaces with the correct answers:

- i. Given a synchronous sequential circuit with 17 states, the minimum number of flip-flops required to implement the circuit is 5 flip flops and the number of unused states is 15 states. **(2 points)**
- ii. For a 3-bit synchronous binary counter (outputs  $Q_2$ ,  $Q_1$  and  $Q_0$ ), with input clock frequency of 32 MHz, the frequency of  $Q_0$  is 16 MHz and the frequency of  $Q_2$  is 4 MHz. **(2 points)**


- iii. For the circuit shown rights, sketch the output waveforms at Q and y given the shown input waveforms of the clock signal *clk* and the input signal *x*. **(6 Points)**

*(Note: Neglect propagation delays)*



**Question 2.****(10 points)**

The sequential circuit shown below has a single output Z, an input  $x$  together with a Reset input to initialize the circuit. Note that the used D-FFs have direct/asynchronous Clear and Set inputs (shown in the figure as CLR and SET).



- a. Is the circuit type Mealy or Moore? Why? (2 point)

Mealy since Z depends on the input  $x$ .

- b. Derive expressions for the  $D_0$  and  $D_1$  flip flop inputs and the external output Z. (3 points)

$$D_0 = y_1 y_0 + \bar{x} \bar{y}_0$$

$$D_1 = y_0 \oplus x$$

$$Z = y_1 + D_1$$

- c. Derive the state transition table of the circuit. (4 points)

PS ( $y_1$ $y_0$ )	NS ( $y_1^+$ $y_0^+$ )		Z	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
0 0	0 1	1 0	0	1
0 1	1 0	0 0	1	0
1 1	1 1	0 1	1	1
1 0	0 1	1 0	1	1

- d. What is the circuit initial state? (1 points)

$$y_1 y_0 = 10$$

**Question 3.**


**(11 Points)**

A **Moore odd parity checker** circuit has a single input  $x$  and a single output signal  $error$ . The input consists of 4-bit chunks (3-data bits + a fourth parity bit) that are serially received at the input  $x$ . The  $error$  output is 1 whenever the received 4-bit stream has even number of 1's, and 0 otherwise. Draw the state diagram of this circuit.

**(NOTE: You are only required to draw the state diagram Nothing MORE)**

Example:

		t = 0	time
		↓	→
Input	$x$	0 1 0 1 _ 1 1 1 0 _ 1 0 1 1 _ 1 1 1 1	
Output	$error$	0 0 0 0 _ 1 0 0 0 _ 0 0 0 0 _ 0 0 0 0 _ 1	



**Question 4.**

- I. Given the following state table of a synchronous sequential circuit which has two inputs (X,Y) and one output (Z); is this circuit a Moore or Mealy design?  
(1 points)



Mealy

Current State	X	Y	Next State	Z
0	0	0	0	1
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1


- II. Consider a 4-bit counter with the following control inputs:


- Synchronous load (LD) that loads the inputs ( $I_3I_2I_1I_0$ ) when high (LD=1).
- Synchronous clear (CLR) that clears the counter when low (CLR=0).
- Enable input (E) that enables the counter when high (E=1).

- a. Add necessary gates to convert this counter to a decade counter, i.e. modulo 10 counter (3 points)



- b. Add necessary gates to give the above decade counter cascading capability and then connect these decade counters together to build a three decimal digits counter to count from 000 to 999. (4 points)






III. Design a 4-bit counter using a 4-bit register with any needed logic gates/MSI components. The counter should have three synchronous control inputs. These inputs work as follows:

CLR	LD	up/ $\overline{\text{dwn}}$ )	Action with next effective edge
0	X	X	Clear
1	1	X	Parallel Load
1	0	0	Decrement <i>by one</i>
1	0	1	Increment <i>by three</i>

(10 points)



## Question 5.

(15 Points)

Consider the following state transition table for a synchronous sequential circuit that multiplies a binary number by 3 i.e.  $Z=3*X$ . The circuit has a single input  $X$ , a single output  $Z$ , and two state variables  $Y_0$ , and  $Y_1$ . The states are encoded using binary codes **00**, **01**, **10**.

PS ( $Y_1 Y_0$ ) <sup>t</sup>	NS ( $Y_1 Y_0$ ) <sup>t+1</sup>		Z	
	X=0	X=1	X=0	X=1
0 0	0 0	0 1	0	1
0 1	0 0	1 0	1	0
1 0	0 1	1 0	0	1

- (i) Using D-FFs and **minimal** combinational logic, determine the equations for the D-FF inputs and the output Z for this circuit and draw the resulting circuit. (6 points)

X	$Y_1 Y_0$			
	00	01	11	10
0	0	0	x	1
1	1	0	x	0


$$D_0 = \bar{x} Y_1 + x \bar{Y}_1 \bar{Y}_0$$

X	$Y_1 Y_0$			
	00	01	11	10
0	0	0	x	0
1	0	1	x	1

$$\begin{aligned} D_1 &= x Y_1 + x Y_0 \\ &= x (Y_1 + Y_0) \end{aligned}$$

X	$Y_1 Y_0$			
	00	01	11	10
0	0	1	x	0
1	1	0	x	1

$$\begin{aligned} Z &= \bar{x} Y_0 + x \bar{Y}_0 \\ &= x \oplus Y_0 \end{aligned}$$






(ii) You are required to implement the above circuit using a **ROM** and a **register**.

a. What is the minimum size of the ROM (number of memory locations  $\times$  number of memory bits per location)? (2 points)

$$2^3 \times 3 = 24 \text{ bits}$$

b. Draw the block diagram for such implementation. (Label all components inputs and outputs together with various signals) (3 points)



c. Starting at the initial state **00**, what is the sequence of ROM location addresses that will be accessed when applying the input sequence **X = 1100** where 1 is applied first. (2 points)

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	0	1
0	1	1
1	0	0
0	1	0

d. Starting from address **0**, fill in the following table to show the data stored in the first four memory locations in the ROM device (2 points)

A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	Y <sub>1</sub> Y <sub>0</sub> Z
Binary Address	Binary Stored Data
0 0 0	0 0 0
0 0 1	0 1 1
0 1 0	0 0 1
0 1 1	1 0 0



## Question 6.

(6 Points)

The two functions  $F_1$  and  $F_2$  are to be implemented using the PLA shown below. Indicate the links to be programmed/connections in the PLA such that the number of product terms is minimized.

$$F_1(A, B, C) = \sum m(0, 1, 2, 4, 6)$$

$$F_2(A, B, C) = \sum m(0, 1, 3, 5, 7)$$



It can be implemented using 3 AND gates by either implementing:

$$F_1 = \bar{C} + \bar{A}\bar{B} \quad \text{and} \quad F_2 = C + \bar{A}\bar{B}$$

OR

$$F_1 = \bar{A}\bar{B} + B\bar{C} + A\bar{C} \quad \text{and} \quad \bar{F}_2 = B\bar{C} + A\bar{C}$$

OR

$$\bar{F}_1 = BC + AC \quad \text{and} \quad F_2 = BC + AC + \bar{A}\bar{B}$$

we will implement  $F_1$  &  $F_2$ .