## **Input/Output & System Performance Issues**

- System Architecture & I/O Connection Structure
  - Types of Buses/Interconnects in the system.

Isolated I/O System Architecture

- I/O Data Transfer Methods.
- System and I/O Performance Metrics.
  - I/O Throughput i.e system throughput in tasks per second
  - I/O Latency (Response Time) i.e Time it takes the system to process an average task
- Magnetic Disk Characteristics.
- I/O System Modeling Using Queuing Theory.
  - Little's Queuing Law More Specifically steady state queuing theory
  - Single Server/Single Queue I/O Modeling: M/M/1 Queue
  - Multiple Servers/Single Queue I/O Modeling: M/M/m Queue

Quiz 8

- Designing an I/O System & System Performance:
  - Determining system performance bottleneck.
    - (i.e. which component creates a system performance bottleneck)

4<sup>th</sup> Edition: Chapter 6.1, 6.2, 6.4, 6.5 3<sup>rd</sup> Edition: Chapter 7.1-7.3, 7.7, 7.8

## **The Von-Neumann Computer Model**

#### Partitioning of the computing engine into components:

- <u>Central Processing Unit (CPU)</u>: Control Unit (instruction decode, sequencing of operations), Datapath (registers, arithmetic and logic unit, buses).
- <u>Memory:</u> Instruction (program) and operand (data) storage.

3

**<u>Input/Output (I/O):</u>** Communication between the CPU/memory and the outside world.

System Architecture = <u>System components</u> and how the components are connected (<u>system interconnects</u>)



System performance depends on many aspects of the system ("limited by weakest link in the chain"): <u>The system performance bottleneck</u>

# Input and Output (I/O) Subsystem

- The I/O subsystem provides the mechanism for communication between the CPU and the outside world (I/O devices). Including users
- **Design factors:** 
  - I/O device characteristics (input, output, storage, etc.)
     /Performance.
  - I/O Connection Structure (degree of separation from memory operations). 
     Isolated I/O System Architecture
  - I/O interface (the utilization of dedicated I/O and bus controllers).
  - Types of buses/system interconnects (processor-memory vs. I/O buses/interconnects).
  - I/O data transfer or synchronization method (programmed I/O, interrupt-driven, DMA).

**Components of Total System Execution Time:** 

(or response time)

CPU Memory I/O

3





**Important issue:** Which component creates a system performance bottleneck?

## Main Types of Buses/Interconnects in The System

#### 1 **Processor-Memory Bus/Interconnect:** AKA System Bus, Front Side Bus, (FSB)

- Should offer very high-speed (bandwidth) and low latency.
- <u>Matched to the memory system performance to maximize memory-processor</u> <u>bandwidth.</u>
- Usually system design-specific (not an industry standard).
- Examples: Alpha EV6 (AMD K7), Peak bandwidth = 400 MHz x 8 = 3.2 GB/s

Intel GTL+ (P3), Peak bandwidth = 133 MHz x 8 = 1 GB/s

Intel P4, Peak bandwidth = 800 MHz x 8 = 6.4 GB/s

HyperTransport 2.0: 200Mhz-1.4GHz, Peak bandwidth up to 22.8 GB/s

Also Intel's QuickPath Interconnect (QPI) (point-to-point system interconnect not a bus) used in Core i7 system architecture

- 2 **I/O buses/Interconnects:** Sometimes called I/O *channels or interfaces* 
  - Follow bus/interface industry standards.
  - Usually formed by I/O interface adapters to handle many types of connected I/O devices.
  - Wide range in the data bandwidth and latency
  - Not usually interfaced directly to memory instead connected to processormemory bus via a bus adapter (system chipset south bridge).
  - Examples: Main system I/O bus: PCI, PCI-X, PCI Express

Storage Interfaces: SATA, PATA, SCSI.

#### **FSB-Based Single Processor Socket System Architecture**





Source: http://www.anandtech.com/showdoc.aspx?i=2088&p=4

## Intel Core i7 "Nehalem" System Architecture



# (e.g. FSB) Bus Characteristics

Option	High performance	Low cost/performance
Bus width	Separate address & data lines	Multiplex address & data lines
Data width	Wider is faster (e.g., 64 bits)	Narrower is cheaper (e.g., 16 bits)
Transfer size	Multiple words has less bus overhead	Single-word transfer is simpler
Bus masters	Multiple (requires arbitration)	Single master (no arbitration)
Split	Yes, separate Request and Reply packets gets higher bandwidth (needs multiple masters)	No , continuous transaction? connection is cheaper and has lower latency
Clocking	Synchronous	Asynchronous

## Example CPU-Memory System Buses (Front Side Buses, FSBs)

Bus	Summit	Challenge	XDBus	SP	P4
Originator	HP	SGI	Sun	IBM	Intel
Clock Rate (MHz)	60	48	66	111	800
Split transaction?	Yes	Yes	Yes	Yes	Yes
Address lines	48	40	??	??	??
Data lines	128	256	144	128	64
Clocks/transfer	4	5	4	??	??
Peak (MB/s)	960	1200	1056	1700	6400
Master	Multi	Multi	Multi	Multi	/ Multi
Arbitration	Central	Central	Central	Central	/ Central
Addressing	Physical	Physical	Physical	Physical	/ Physical
Length	13 inches	12 inches	17 inches	?? /	??

FSB Bandwidth matched with single 8-byte channel SDRAM

FSB Bandwidth matched with dual channel PC3200 DDR SDRAM

Legacy PCI	Specification	Bus Width (bits)	Bus Frequency (MHz)	Peak Bandwidth (MB/sec)
	PCI 2.3	32	33.3	133
	PCI 2.3	64	33.3	266
	PCI 2.3	64	66.6	533
	PCI-X 1.0	64	133.3	1066
Not Implemented Yet	PCI-X 2.0	64	266, 533	2100, 4200
Formerly Intel's 3GIO	PCI-Express	1-32	???	500-16,000
Addressing	Physical	PCI Bus 7	<b>Transaction</b> Late	ency:
Master Arbitration	Multi Central	PCI requires 9 cycles @ 33Mhz (272ns PCI-X requires 10 cycles @ 133MHz (7		

## Main System I/O Bus Example: PCI, PCI-Express

**PCI = Peripheral Component Interconnect** 

	Storag	e IO Inter	rfaces/Buses
	EIDE/Pa	arallel ATA (PA	ATA) SCSI
Data Wio	lth	16 bits	8 or 16 bits (wide)
Clock Rate		pto 100MHz	10MHz (Fast)
			<b>20MHz (Ultra)</b>
			40MHz (Ultra2)
			80MHz (Ultra3) 160MHz (Ultra4)
Bus Mast	ters	1	Multiple
Max no.	devices	2	7 (8-bit bus)
Peak Bar	ndwidth	200 MB/s	15 (16-bit bus) 320MB/s (Ultra4)
Target Aj	oplication	Desktop	Servers
	EIDE = Enhanced Int ATA = Advanced Tech	egrated Drive Electronics nology Attachment	SCSI = Small Computer System Interface

PATA = Parallel ATA SATA = Serial ATA

## **I/O Data Transfer Methods**

### **1** • <u>Programmed I/O (PIO):</u> <u>Polling</u> (For low-speed I/O)

- The I/O device puts its status information in a status register.
- The processor must periodically check the status register.
- The processor is totally in control and does all the work.
- Very wasteful of processor time.
- Used for low-speed I/O devices (mice, keyboards etc.)

#### <sup>2</sup> • <u>Interrupt-Driven I/O</u> (For medium-speed I/O):

- An interrupt line from the I/O device to the CPU is used to generate an I/O interrupt indicating that the I/O device needs CPU attention. (e.g data is ready)
- The interrupting device places its identity in an interrupt vector.
- Once an I/O interrupt is detected the current instruction is completed and an I/O interrupt handling routine (by OS) is executed to service the device.
- Used for moderate speed I/O (optical drives, storage, neworks ..)
- Allows overlap of CPU processing time and I/O processing time

Time(workload) = Time(CPU) + Time(I/O) - Time(Overlap)



Memory-mapped register

#### I/O data transfer methods:

## **3** Direct Memory Access (DMA) (For high-speed I/O):

- Implemented with a specialized controller that transfers data between an I/O device and memory independent of the processor.
- The DMA controller becomes the bus master and directs reads and writes between itself and memory.
- Interrupts are still used only on completion of the transfer or when an error occurs.
- <u>Even lower CPU overhead</u>, used in high speed I/O (storage, network interfaces)
- Allows <u>more overlap</u> of <u>CPU processing time</u> and <u>I/O processing time</u> than interrupt-driven I/O.
- DMA transfer steps:
  - 1 The <u>CPU sets up DMA</u> by supplying device identity, operation, memory address of source and destination of data, the number of bytes to be transferred.
  - 2 The DMA controller starts the operation. When the data is available it transfers the data, including generating memory addresses for data to be transferred.
  - **3** Once the DMA transfer is complete, the controller <u>interrupts</u> the processor, which determines whether the entire operation is complete.

# **I/O Interface/Controller**

I/O Interface, I/O controller or I/O bus adapter:

- Specific to each type of I/O device/interface standard.
- To the CPU, and I/O device, it consists of a set of control and data <u>registers (usually memory-mapped)</u> within the I/O address space.
- On the I/O device side, it forms a localized I/O bus which can be shared by several I/O devices
  - (e.g IDE, SCSI, USB ...) Industry-standard interfaces

### **Why?** – Handles I/O details (originally done by CPU) such as:

• Assembling bits into words,

Low-level I/O Processing off-loaded from CPU

- Low-level error detection and correction
   Accepting on providing monda in mondation of L/O p
- Accepting or providing words in word-sized I/O registers.
- Presents a uniform interface to the CPU regardless of I/O device.

## **I/O Controller Architecture**



# **I/O: A System Performance Perspective**

- CPU Performance: Improvement of ~ 60% per year.
- I/O Sub-System Performance: Limited by *mechanical* delays (disk I/O). Improvement less than 10% per year (IO rate per sec or MB per sec).
- <u>From Amdahl's Law</u>: overall system speed-up is limited by the slowest component:

If I/O is 10% of current processing time:

- Increasing CPU performance by 10 times
  - ⇒ 5 times system performance increase (50% loss in performance)
- Increasing CPU performance by 100 times
  - ⇒ ~ 10 times system performance (90% loss of performance)



• The I/O system performance <u>bottleneck</u> diminishes the benefit of faster CPUs on overall system performance.

System performance depends on many aspects of the system ("limited by weakest link in the chain"): <u>The system performance bottleneck</u>

## System & I/O Performance Metrics/Modeling

- <u>Diversity:</u> The variety of I/O devices that can be connected to the system.
- <u>Capacity:</u> The maximum number of I/O devices that can be connected to the system. Performance Modeling:  $\frac{Producer:}{i.e. User, OS or} (Producer)^{I/O} Tasks (Queue Tasks) (Server) (Serv$

(FIFO)

• Producer/server Model of I/O • The

<u>Producer/server Model of I/O:</u> The producer (CPU, human etc.) creates tasks to be performed and places them in a task buffer (queue); the server (I/O device or controller) takes tasks from the queue and performs them.

**I/O (or Entire System) Performance Metrics:** 

1 • <u>I/O Throughput:</u> The maximum data rate that can be transferred to/from an I/O device or sub-system, or the maximum number of I/O tasks or transactions completed by I/O in a certain period of time

 $\Rightarrow$  Maximized when task queue is never empty (<u>server always busy</u>).

- 2 <u>I/O Latency or response time:</u> The time an I/O task takes from the time it is placed in the task buffer or queue until the server (I/O system) finishes the task. Includes I/O device serice time and buffer waiting (or queuing time).
  - $\Rightarrow \text{ Minimized when task queue is always empty (<u>no queuing time</u>).}$

**Response Time = Service Time + Queuing Time** 

## System & I/O Performance Metrics: Throughput

- Throughput is a measure of speed—the <u>rate</u> at which the I/O or storage system delivers data.
- I/O Throughput is measured in two ways:
- 1 <u>I/O rate</u>:
  - Measured in:

I/O Tasks/sec

- Accesses/second,
- Transactions Per Second (TPS) or,
- I/O Operations Per Second (IOPS).
- I/O rate is generally used for applications where the size of each request is small, such as in transaction processing. i.e server applications
- <sup>2</sup> <u>Data rate</u>, measured in *bytes/second* or *megabytes/second* (*MB/s*, *GB/s* ...).
  - Data rate is generally used for applications where the size of each request is large, such as in <u>scientific</u> and <u>multimedia</u> applications.

## System & I/O Performance Metrics: Response time

**Response time measures how long a storage (or I/O)** system takes to process an I/O request and access data.

Or entire system

- I/O request latency or total processing time per I/O request.
- This time can be measured in several ways. For example:

i.e. Time it takes the system to process an average task

- One could measure time from the user's perspective,
- the operating system's perspective,
- or the disk controller's perspective, depending on what you view as the storage or I/O system.



The utilization of DMA and I/O device queues and multiple I/O devices servicing a queue may make throughput >> 1 / response time





# I/O Performance: Throughput Enhancement



- e.g. Faster I/O device (i.e server)

**Response Time** =  $\text{Time}_{\text{System}} = \text{Time}_{\text{Queue}} + \text{Time}_{\text{Server}} = T_q + T_{\text{ser}}$ 

#### **Storage I/O Systems:**

## **Magnetic Disks** Characteristics:

- Diameter (form factor): 1.8in 3.5in
- <u>Rotational speed</u>: 5,400 RPM-15,000 RPM
- Tracks per surface.
- <u>Sectors per track:</u> Outer tracks contain more sectors.
- Recording or <u>Areal Density</u>: Tracks/in X Bits/in
- Cost Per Megabyte.
   Bits/ Inch<sup>2</sup>
   Platter
- <u>Seek Time</u>: (2-12 ms) Current Areal Density ~ 500 Gbits / Inch<sup>2</sup> The time needed to move the read/write head arm. Reported values: Minimum, Maximum, Average.
- <u>Rotation Latency</u> or Delay: (2-8 ms) The time for the requested sector to be under the read/write head. (~ time for half a rotation)
- <u>Transfer time</u>: The time needed to transfer a sector of bits.
- Type of controller/interface: SCSI, EIDE (PATA, SATA)
- Disk Controller delay or time.
- Average time to access a sector of data =

average seek time + average rotational delay + transfer time

+ disk controller overhead

Track

**Current Rotation speed** 

7200-15000 RPM

(ignoring queuing time)

Access time = average seek time + average rotational delay

Sectors

Platters (1-5)

Tracks

**Rotation** 

Time

Read/Write

Head

Seek

Time

Seek Time

# **Basic Disk Performance Example**

- Given the following Disk Parameters:
  - Average seek time is 5 ms
  - Disk spins at 10,000 RPM
  - Transfer rate is 40 MB/sec
- Controller overhead is 0.1 ms
- Assume that the disk is idle, so <u>no queuing delay</u> exist.
- What is Average Disk read or write service time for a 500byte (.5 KB) Sector? Time for half a rotation

Ave. seek + ave. rot delay + transfer time + controller overhead

$$= 5 \text{ ms} + 0.5/(10000 \text{ RPM/60}) + 0.5 \text{ KB/40 MB/s} + 0.1 \text{ ms}$$







Drive areal density has <u>increased by a factor of 8.5 million</u> since the first disk drive, IBM's RAMAC, was introduced in 1957. Since 1991, the rate of increase in areal density has accelerated to 60% per year, and since 1997 this rate has further accelerated to an incredible 100% per year.

**Current Areal Density** ~ 500 Gbits / In<sup>2</sup>



Internal data transfer rate increase is influenced by the increase in areal density



Access/Seek Time is a big factor in service(response) time for small/random disk requests. Limited improvement due to <u>mechanical rotation speed + seek delay</u>



The price per megabyte of disk storage has been decreasing at about 40% per year based on improvements in **data density**,-- even faster than the price decline for flash memory chips. Recent trends in HDD price per megabyte show an even steeper reduction.

Actual Current Hard Disk Storage Cost (First Quarter 2011): ~ 0.00005 dollars per MByte or about 20 GBytes /Dollar



**Current Areal Density** ~ 500 Gbits / In<sup>2</sup>



= arrival rate x mean response time

 Applies to any <u>system in equilibrium</u>, as long as nothing in the black box is creating or destroying tasks.

i.e. average





#### • Server spends a variable amount of time with customers

- Arithmetic mean time = ml = (f1 x T1 + f2 x T2 +...+ fn x Tn)

- where  $T_i$  is the time for task i and  $f_i$  is the frequency of task i
- $variance = (f1 x T1^2 + f2 x T2^2 + ... + fn x Tn^2) m1^2$
- Avg.
- Must keep track of unit of measure (100 ms<sup>2</sup> vs. 0.1 s<sup>2</sup>)

- Squared coefficient of variance:  $C^2 = variance/m1^2$ 

**Distributions:** 

- Unitless measure
- Exponential (Poisson) distribution  $C^2 = 1$  : most short relative to average, few others long; 90% < 2.3 x average, 63% < average
- <u>Hypoexponential distribution</u>  $C^2 < I$  : most close to average,  $C^2=0.5 \Rightarrow 90\% < 2.0$  x average, only 57% < average
- <u>Hyperexponential distribution</u>  $C^2 > 1$  : further from average  $C^2=2.0 \Rightarrow 90\% < 2.8$  x average, 69% < average

# **A Little Queuing Theory**



- Service time completions vs. waiting time for a busy server: randomly <u>arriving</u> <u>task joins a queue</u> of arbitrary length when server is busy, otherwise <u>serviced</u> <u>immediately</u>
  - Unlimited length queues key simplification
- <u>A single server queue</u>: combination of a servicing facility that accommodates 1 task at a time (*server*) + waiting area (*queue*): together called a *system*
- Server spends a variable amount of time servicing tasks, average, Time<sub>server</sub>

<u>Response</u> <u>Time</u>  $Time_{system} = Time_{queue} + Time_{server} = T_{sys} = T_{q} + T_{ser}$ 

Ignoring CPU processing time and other system delays

**Time**<sub>queue</sub> = Length<sub>queue</sub> x Time<sub>server</sub> + Time for the server to complete current task Time for the server to complete current task = Server utilization x remaining service time of current task

Length<sub>queue</sub> = Arrival Rate x Time<sub>queue</sub> (Little's Law) We need to estimate waiting time in queue (i.e Time<sub>queue</sub> =  $T_q$ )?



Here a server is the device (i.e hard drive) and its I/O controller (IOC) The response time above does not account for other factors such as CPU time.

#### A Little Queuing Theory: Average Queue Wait Time $T_q$ For Single Queue + Single Server • Calculating average wait time in queue $T_a$ - If something at server, it takes to complete on average $m1(z) = 1/2 x T_{ser} x (1 + C^2)$ - Chance server is busy = u; average delay is $u \ge m1(z) = 1/2 \ge u \ge T_{ser} \ge (1 + C^2)$ - All customers in line must complete; each avg $T_{ser}$ Time<sub>queue</sub> = Time for the server to complete current task + Length<sub>queue</sub> x Time<sub>server</sub> Average residual service time + Length<sub>queue</sub> x Time<sub>server</sub> Time<sub>queue</sub> = $T_{q} = u \times \underline{ml(z)} + L_{q} \times T_{s er} = \frac{1}{2} \times u \times T_{s er} \times (1 + C^{2}) + \underline{L}_{q} \times T_{s er}$ $T_{q} = \frac{1}{2} \times u \times T_{s er} \times (1 + C^{2}) + \underline{r} \times T_{q} \times \underline{T}_{s er}$ $T_{q} = \frac{1}{2} \times u \times T_{s er} \times (1 + C^{2}) + \underline{u} \times T_{q}$ $T_{q} \times (\underline{1 - u}) = T_{s er} \times u \times (1 + C^{2}) / 2$ (Rearrange) $L_{q} = r$ $L_a = r \times T_a$ $T_q = T_{s er} x u x (1 + C^2) / (2 x (1 - u))$ (Little's Law) **Notation:** ۲ average number of arriving tasks/second r **T**<sub>ser</sub> average time to service a task What if utilization **u** = 1 ? server utilization (0..1): $u = r x T_{ser}$ U T<sub>a</sub> average time/request in queue average length of queue: $L_q = r x T_q$

A version of this derivation in textbook page 385 (3<sup>rd</sup> Edition: page 726)



- Time between two successive task arrivals in line are random
- Server can start on next task immediately after prior finishes
- No limit to the queue: works First-In-First-Out (FIFO)
- Afterward, all tasks in line must complete; each avg  $T_{ser}$
- Described "memoryless" or <u>M</u>arkovian request arrival (M for C<sup>2</sup>=1 exponentially random), <u>G</u>eneral service distribution (no restrictions), 1 server: <u>M/G/1 queue</u>
- When Service times have  $C^2 = 1$ , *M/M/1 queue*

• 
$$T_q = T_{ser} x u x (1 + C^2) / (2 x (1 - u)) = \begin{bmatrix} T_{ser} x u / (1 - u) \end{bmatrix} \begin{bmatrix} T_q \\ T_q \end{bmatrix}$$
  
( $T_q$  average time/task in queue)  
 $T_{ser}$  average time to service a task  
 $T_{me}$   $L_q$  Average length of queue  $L_q = r x T_q = u^2 / (1 - u)$   
 $u$  server utilization (0..1):  $u = r x T_{ser}$   
 $T_{me}$   $T_{ser}$   $T_{me}$   $T_{m$ 



## I/O Queuing Performance: An M/M/1 Example

- A processor sends 40 disk I/O requests per second, requests & service are exponentially distributed, average disk service time = 20 ms
- On average:

- i.e  $C^2 = 1$
- What is the disk utilization u?
- What is the average time spent in the queue,  $T_q$ ?
- What is the average response time for a disk request,  $T_{sys}$ ?
- What is the number of requests in the queue  $L_q$ ? In system,  $L_{sys}$ ?
- We have:

r

**T**<sub>ser</sub>

• We obtain:



server utilization:  $u = r x T_{ser} = 40/s \ge .02s = 0.8$  or 80%average time/request in queue =  $T_{ser} \ge u / (1 - u)$ = 20 x 0.8/(1-0.8) = 20 x 0.8/0.2 = 20 x 4 = 80 ms (0 .08s) average time/request in system:  $T_{sys} = T_q + T_{ser} = 80 + 20 = 100$  ms average length of queue:  $L_q = r \ge T_q$ = 40/s x 0.08s = 3.2 requests in queue average # tasks in system:  $L_{sys} = r \ge T_{sys} = 40/s \ge 0.1s = 4$ 

Utilization U

**T**<sub>ser</sub>

## I/O Queuing Performance: An M/M/1 Example

- Previous example with a faster disk with average disk service time = 10 ms
- The processor still sends 40 disk I/O requests per second, requests & service are exponentially distributed
- On average:

r

**T**<sub>ser</sub>

$$i.e C^2 = 1$$

- How utilized is the disk, u?
- What is the average time spent in the queue,  $T_q$ ?
- What is the average response time for a disk request,  $T_{sys}$ ?
- We have:

average number of arriving requests/second = 40 average time to service a request = 10 ms (0.01s)

• We obtain:



server utilization:  $u = r x T_{ser} = 40/s \times .01s = 0.4$  or 40%average time/request in queue =  $T_{ser} x u / (1 - u)$ = 10 x 0.4/(1-0.4) = 10 x 0.4/0.6 = 6.67 ms (0 .0067s) average time/request in system:  $T_{sys} = T_q + T_{ser} = 10 + 6.67 =$ = 16.67 ms

**Response time is 100/16.67 = 6 times faster even though the new** service time is only 2 times faster due to lower queuing time .



(Changed from 20 ms to 10 ms)

**T**<sub>ser</sub>

Utilization U

### **Factors Affecting System & I/O Performance**

- <u>I/O processing computational requirements:</u>
  - CPU computations available for I/O operations.
  - Operating system I/O processing policies/routines.
    - I/O Data Transfer/Processing Method used.
      - CPU cycles needed: Polling >> Interrupt Driven > DMA
- <u>I/O Subsystem performance:</u>
  - Raw performance of I/O devices (i.e magnetic disk performance).
  - I/O bus capabilities.

CPU

I/O

Memory

OS

- Service Time, Tser, Throughput
- I/O subsystem organization. i.e number of devices, array level ..
- Loading level (u) of I/O devices (queuing delay, response time).

≻ Tq

- Memory subsystem performance:
  - Available memory bandwidth for I/O operations (For DMA)
- Operating System Policies:
  - File system vs. Raw I/O.
  - File cache size and write Policy.
    - File pre-fetching, etc.

<u>Components of Total S</u>	System Execution	on Time:	
CPU	Memory	I/O	

System performance depends on many aspects of the system ("limited by weakest link in the chain"): <u>The system performance bottleneck</u>

# System Design (Including I/O)

- When designing a system, the <u>performance</u> of the <u>components</u> that make it up should be <u>balanced</u>.
- Steps for designing I/O systems are:
  - List types and performance of I/O devices and buses in the system
  - Determine target application computational & I/O demands
  - Determine the CPU resource demands for I/O processing
    - CPU clock cycles directly for I/O (e.g. initiate, interrupts, complete)
    - CPU clock cycles due to stalls waiting for I/O
    - CPU clock cycles to recover from I/O activity (e.g., cache flush)
  - Determine memory and I/O bus resource demands
  - Assess the system performance of the different ways to organize these devices:
     i.e system configurations
    - For each system configuration identify which system component (CPU, memory, I/O buses, I/O devices etc.) is the <u>performance</u> <u>bottleneck</u>.
    - Improve performance of the component that poses a system performance bottleneck

System performance depends on many aspects of the system
("limited by weakest link in the chain") 
System Performance Bottleneck

<u>Iterative</u> <u>Refinement</u> <u>Process</u>

Process

## Example: Determining the System Performance Bottleneck (<u>ignoring I/O queuing delays</u>)

- Assume the following system components:
  - **500 MIPS CPU**
  - 16-byte wide memory system with 100 ns cycle time
  - 200 MB/sec I/O bus Main system I/O Bus
  - 20, 20 MB/sec SCSI-2 buses, with 1 ms controller overhead
  - 5 disks per SCSI bus: 8 ms seek, 7,200 RPMS, 6MB/sec (100 disks total)

#### • Other assumptions

۲

- All devices/system components can be used to 100% utilization
- Average I/O request size is 16 KB
- I/O Requests are assumed spread evenly on all disks.
- OS uses 10,000 CPU instructions to process a disk I/O request
- Ignore disk/controller queuing delays.
   (i.e u = 1)
   (Since I/O queuing delays are ignored here 100% disk utilization is allowed)
- - What is the average I/O bandwidth?
- What is the average response time per IO operation?

Here:  $1KBytes = 10^3$  bytes,  $MByte = 10^6$  bytes,  $1 GByte = 10^9$  bytes

<u>(i.e u = 1)</u>

#### Example: Determining the System I/O Bottleneck (ignoring queuing delays)

• The performance of I/O systems is determined by the system component with the lowest performance (the system performance bottleneck):

Determining the system performance bottleneck

- <u>CPU:</u> (500 MIPS)/(10,000 instructions per I/O) = 50,000 IOPS
   CPU time per I/O = 10,000 / 500,000,000 = .02 ms
- <u>Main Memory</u>: (16 bytes)/(100 ns x 16 KB per I/O) = 10,000 IOPS
   Memory time per I/O = 1/10,000 = .1ms
- <u>I/O bus:</u> (200 MB/sec)/(16 KB per I/O) = 12,500 IOPS
- <u>SCSI-2:</u> (20 buses)/((1 ms + (16 KB)/(20 MB/sec)) per I/O) = 11,111 IOPS
   SCSI bus time per I/O = 1ms + 16/20 ms = 1.8ms

– Disks: (100 disks)/((8 ms + 0.5/(7200 RPMS) + (16 KB)/(6 MB/sec)) per I/O) =

**T**<sub>ser</sub>

6700 IOPS

 $T_{disk} = (8 \text{ ms} + 0.5/(7200 \text{ RPMS}) + (16 \text{ KB})/(6 \text{ MB/sec}) = 8 + 4.2 + 2.7 = 14.9 \text{ms}$ 

Throughput:

- The disks limit the I/O performance to 6700 IOPS
- The average I/O bandwidth is 6700 IOPS x (16 KB/sec) = 107.2 MB/sec
- Response Time Per I/O = Tcpu + Tmemory + Tscsi + Tdisk =

= .02 + .1 + 1.8 + 14.9 = 16.82 ms

Since I/O queuing delays are ignored here 100% disk utilization is allowed

Here: 1KBytes =  $10^3$  bytes, MByte =  $10^6$  bytes, 1 GByte =  $10^9$  bytes

## **Example: Determining the I/O Bottleneck Accounting for I/O Queue Time (M/M/m queue)**

- Assume the following system components: Here m = 100
  - 500 MIPS CPU
  - 16-byte wide memory system with 100 ns cycle time
  - 200 MB/sec I/O bus Main system I/O Bus
  - 20, 20 MB/sec SCSI-2 buses, with 1 ms controller overhead
  - 5 disks per SCSI bus: 8 ms seek, 7,200 RPMS, 6MB/sec (100 disks)

#### • Other assumptions

- All devices used to 60% utilization (i.e u = 0.6).  $\sim$
- Treat the I/O system as an M/M/m queue.

Thus maximum utilization of any system component is fixed in question at u = 0.6 or 60%

- I/O Requests are assumed spread evenly on all disks.
- Average I/O size is 16 KB

i.e I/O throughput

- OS uses 10,000 CPU instructions to process a disk I/O request
- What is the average IOPS? What is the average bandwidth?
- Average response time per IO operation?

Here:  $1KBytes = 10^3$  bytes,  $MByte = 10^6$  bytes,  $1 GByte = 10^9$  bytes

## **Example: Determining the I/O Bottleneck** Accounting For I/O Queue Time (M/M/m queue)

- The performance of I/O systems is still determined by the system component with the lowest performance (the system performance **Determining the system performance bottleneck bottleneck**):
  - CPU : (500 MIPS)/(10,000 instr. per I/O) x .6 = 30,000 IOPS CPU time per I/O = 10,000 / 500,000,000 = .02 ms
  - Main Memory : (16 bytes)/(100 ns x 16 KB per I/O) x .6 = 6,000 IOPS Memory time per I/O = 1/10,000 = .1ms
  - I/O bus: (200 MB/sec)/(16 KB per I/O) x .6 = 12,500 IOPS
  - SCSI-2: (20 buses)/((1 ms + (16 KB)/(20 MB/sec)) per I/O) x .6 = 6,666.6 IOPS SCSI bus time per I/O = 1ms + 16/20 ms = 1.8ms
  - Disks:  $(100 \text{ disks})/((8 \text{ ms} + 0.5/(7200 \text{ RPMS}) + (16 \text{ KB})/(6 \text{ MB/sec})) \text{ per I/O}) \times .6 =$

 $6,700 \times .6 = 4020$  IOPS

 $T_{ser} = (8 \text{ ms} + 0.5/(7200 \text{ RPMS}) + (16 \text{ KB})/(6 \text{ MB/sec}) = 8+4.2+2.7 = 14.9 \text{ms}$ 

- The disks limit the I/O performance to r = 4020 IOPS Throughput •
- The average I/O bandwidth is 4020 IOPS x (16 KB/sec) = 64.3 MB/sec
- $T_q = T_{ser} x u / [m (1 u)] = 14.9 ms x .6 / [100 x .4] = .22 ms .22 ms$
- Response Time = Tser + Tq + Tcpu + Tmemory + Tscsi =

Using expression for Tq for M/M/m from slide 36

 $14.9 + .22 + .02 + .1 + 1.8 = 17.04 \, ms$ 

Total System response time including CPU time and other delays

Here: 1KBytes =  $10^3$  bytes, MByte =  $10^6$  bytes, 1 GByte =  $10^9$  bytes