COE 561 Digital System Design and Synthesis Term 081 Paper Presentation Evaluation

Name:		
ID:		

	Paper Title	Presenter Name	Paper Understand. (4)	Ability to Explain (4)	Present. Organizat. (2)	Total (10)
1	Enhancing Design Robustness with	Abdulaziz Tabakh				
	Reliability-aware Resynthesis and Logic Simulation	Ayed Al-Qahtani				
2	On the Role of Timing Masking in Reliable	ZAID ZURAIGAT				
	Logic Circuit Design	TAMEEM AL-MANI				
3	Seamless Integration of SER in Rewiring-	Orwa Diraneyya				
	Based Design Space Exploration	Isah Lawal				
4	N-Variant IC Design: Methodology and	Ahmad AlRefai				
	Applications	Wael Al Takrouri				
5	A Variation Aware High Level Synthesis	Mohammed Asif	_			
	Framework	Irfan Khan				•
6	A Heterogeneous CMOS-CNT Architecture	MAHER KAMAL				•
	utilizing Novel Coding of Boolean Functions	AHMAD ALI				•