## KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

## COE 561: Digital System Design and Synthesis Term 051 Lecture Breakdown

	Date	Topics	Ref.
1	U 11/9	Syllabus, Introduction.	Chapter 1
2	T 13/9	<b>Introduction</b> : Microelectronics Design Problems, Microelectronics Design Styles, Design Domains & Levels of Abstraction, Digital System Design Process.	Chapter 1
3	U18/9	Design vs. Synthesis, Digital system design cycle, Design space and evaluation space, Pareto Optimality, <b>Introduction to VHDL</b> : Styles in VHDL, VHDL Terms, VHDL Models, Design Entity and Architecture, Examples: Full-Adder, One's Count Circuit.	Chapter 1 & Handout
4	T 20/9	VHDL Examples: 2x1 MUX, D-FF, Counter, Sequence Detector, Structural 4-bit Comparator, FORGENERATE Statement. Introduction to Modelsim HDL simulator.	Handout
5	U 25/9	IFGenerate Statement, Design Parameterization using Generic Statement, Test bench Example, VHDL Predefined Operators, Variables vs. Signals, Data flow Model: Unconditional, Conditional and Selected Signal Assignments, Block Statement, Process Statement.	Handout
6	T 27/9	Process Statement, Wait Statement, IF-Statement, Case Statement, Loop Control, For Loop, While Loop, Generalized VHDL Mealy & Moore Models. <b>Logic Synthesis Background</b> : Boolean Algebra, Boolean Functions, Shannon's Theorem.	Handout & 2.5
7	U 2/10	Unate functions, Boolean difference, Consensus, Smoothing, Orthonormal Basis Expansion, Representation of Boolean functions, <b>Binary</b> <b>Decision Diagrams.</b>	2.5
8	T 4/10	Reduced Binary Decision Diagrams, ITE DAGs, Satisfiability, Minimum Covering Problem, Branch & Bound Algorithm.	2.5
9	T 11/10	Covering reduction strategies, Exact Cover, Two- level minimization definitions, PLA minimization, <b>Positional cube notation</b> , Operations on logic covers: cofactor.	2.5 & Chapter 7
10	W 12/10	Sharp, Disjoint Sharp, Consensus, Computation of all prime implicants, Tautology, Containment,	Chapter 7

11	T 10/10	Exact two-level minimization, ESPRSSSO-	Chapter 7
11	T 18/10	EXACT, Heuristic minimization, Heuristic	
		minimization operators: Expand, Reduce,	
		Irredundant, Reshape.	
10	W/ 10/10	Expand heuristics, Reduce heuristics, Irredundant	Chapter 7
12	W 19/10	Cover.	
13	T 25/10	Irredundant Cover, Essentials, Espresso algorithm,	Chapter 7 & 8
		Espresso Tool, Testability properties of two-level	
		logic, Logic Network, Network optimization, Area	
		Estimation.	
14	W 26/10	Mutlilevel transformations: Elimination,	Chapter 8
		Decomposition, Factoring, Extraction,	
		Simplification, Substitution. Elimination algorithm,	
		Algebraic model, Algebraic division algorithm,	
		Substitution algorithm, Extraction, Kernels.	
15	U 13/11	Kernel Set Computation, Recursive Kernel	Chapter 8
		Computation, Matrix Representation of Kernels,	
		Single-Cube Extraction, Multiple-cube extraction,	
		Decomposition.	
16	T 15/11	Factorization Algorithm: quick & Good Factoring,	Chapter 8
		Fast Extraction Algorithm: Double-cube divisors	
		and single-cube divisors, Boolean Methods,	
		Controllability & Observability don't care	
		conditions.	Classifier 9
17	U 20/11	Major Exam I.	Chapter 8
18	T 22/11	Satisfiability don't care conditions, Controllability	Chapter 8
		don't care computation, Observability don't care	
		conditions computation.	
19	U 27/11	Transformations with don't cares, Optimization and	Chapter 8
		perturbations, synthesis and testability, <b>Synthesis for</b>	
		<b>testability</b> , timing issues in multilevel logic	
		optimization, <b>delay modeling</b> , topological critical path.	
•	<b>T 2</b> 0 /1 1	False path problem, Algorithms for delay	Chapter 8
20	T 29/11	minimization, Transformations for delay reduction,	Chapter o
		More refined delay models, Speedup algorithm	
21	TT 4/10	Library Binding: Rule-based library binding,	Chapter 10
21	U 4/12	Algorithms for library binding, Partitioning,	Chapter 10
		Decomposition, Matching, Covering, Tree-based	
		matching.	
22	T 6/12	Tree-based covering, Minimum Delay Cover:	Chapter 10
	1 0/12	constant and load-dependent delays, <b>Boolean</b>	Chapter 10
		matching: Signatures and Filters.	
	Th 8/12	Sequential Logic Synthesis: Modeling Synchronous	Chapter 9
	111 8/12	circuits, <b>State minimization</b> for completely-	Chapter
		specified FSMs, State minimization for	
		incompletely-specified FSMs: maximal compatible	
		r	Į

		classes, formulation of state minimization problem.	
23	U 11/12	Computation of Prime Compatibility Classes.	Chapter 9
23	0 11/12	Another state minimization example. State	Ĩ
		Assignment. State encoding for two-level models.	
24	T 13/12	Symbolic minimization, <b>Input encoding problem</b> ,	Chapter 7 & 9
		Dichotomy theory, Exact & Heuristic input	
		encoding.	
25	U 18/12	Output and mixed encoding, Covering and	Chapter 7 & 9
		Disjunctive relations, State encoding for two-level	1
		implementation, Synchronous logic network,	
		Retiming.	
26	T 20/12	Architectural-level synthesis, Data-flow graphs,	Chapter 3 & 4
		Sequencing graphs, Behavioral optimization of	-
		sequencing graphs.	
27	U 25/12	Synthesis in the temporal domain: Scheduling,	Chapter 4 & 5
		Synthesis in the Spatial domain: <b>Binding</b> ,	
		Approached to Architectural Optimization,	
		Scheduling Models, Minimum latency unconstrained	
		scheduling, ASAP & ALAP scheduling, Latency	
		Constrained Scheduling, Scheduling Under detailed	
		timing constraints: minimum and maximum timing	
		constraints.	
28	T 27/12	Scheduling under Resource Constraints, ILP	Chapter 5
		Formulation, List scheduling for minimum latency	
		under resource constraints.	
29	U 1/1	List Scheduling Algorithm for Minimum Resource	Chapter 5
		Usage, Force-Directed List Scheduling, Force-	
		Directed Scheduling Algorithm for Minimum	
		Resources, Scheduling graphs with alternative paths.	~
30	T 3/1	Allocation and Binding, Algorithmic Solution to	Chapter 6
		the Optimum Binding Problem, Left-Edge	
		Algorithm, ILP Formulation of Binding, Register	
		Binding Problem.	